US20080206912A1 - Array substrate, method of manufacturing the same and method of crystallizing silicon - Google Patents
Array substrate, method of manufacturing the same and method of crystallizing silicon Download PDFInfo
- Publication number
- US20080206912A1 US20080206912A1 US12/110,678 US11067808A US2008206912A1 US 20080206912 A1 US20080206912 A1 US 20080206912A1 US 11067808 A US11067808 A US 11067808A US 2008206912 A1 US2008206912 A1 US 2008206912A1
- Authority
- US
- United States
- Prior art keywords
- grain
- poly silicon
- forming
- melting area
- extended
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 75
- 238000000034 method Methods 0.000 title claims description 25
- 238000004519 manufacturing process Methods 0.000 title claims description 11
- 229910052710 silicon Inorganic materials 0.000 title claims description 7
- 239000010703 silicon Substances 0.000 title claims description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 84
- 229920005591 polysilicon Polymers 0.000 claims abstract description 84
- 239000010410 layer Substances 0.000 claims description 91
- 230000008018 melting Effects 0.000 claims description 56
- 238000002844 melting Methods 0.000 claims description 56
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 29
- 230000000903 blocking effect Effects 0.000 claims description 17
- 239000011229 interlayer Substances 0.000 claims description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 6
- 238000000206 photolithography Methods 0.000 claims description 3
- 230000001678 irradiating effect Effects 0.000 claims 4
- 238000000059 patterning Methods 0.000 claims 1
- 239000004973 liquid crystal related substance Substances 0.000 description 9
- 239000004020 conductor Substances 0.000 description 4
- 238000002513 implantation Methods 0.000 description 3
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000007711 solidification Methods 0.000 description 1
- 230000008023 solidification Effects 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
- H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
- H01L27/1285—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using control of the annealing or irradiation parameters, e.g. using different scanning direction or intensity for different transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/0242—Crystalline insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02422—Non-crystalline insulating materials, e.g. glass, polymers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02675—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
- H01L21/02678—Beam shaping, e.g. using a mask
- H01L21/0268—Shape of mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02691—Scanning of a beam
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1296—Multistep manufacturing methods adapted to increase the uniformity of device parameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
Definitions
- the present invention relates to an array substrate, a method of manufacturing the same, and a method of crystallizing silicon. More particularly, the present invention relates to an array substrate capable of improving current mobility and design margin of a switching element, a method of manufacturing the same, and a method of crystallizing silicon.
- a liquid crystal display (“LCD”) device in general, includes a display panel having an array substrate, a color filter substrate, and a liquid crystal layer.
- the array substrate includes a plurality of pixels arranged in a matrix, each including a thin film transistor (“TFT”) and a pixel electrode.
- the color filter substrate includes a common electrode and corresponds to the array substrate.
- the liquid crystal layer is interposed between the array substrate and the color filter substrate. Liquid crystal molecules within the liquid crystal layer change orientations depending on the signals applied to the common electrode and the pixel electrodes, thereby changing an image on the display panel.
- the LCD device is divided into an amorphous silicon (“a-Si”) LCD device and a poly silicon LCD device.
- a-Si amorphous silicon
- the a-Si LCD device includes an a-Si TFT.
- the poly silicon LCD device includes a poly silicon TFT.
- the poly silicon TFT is formed through a crystallization of an amorphous silicon.
- the amorphous silicon is crystallized through a sequential lateral solidification (“SLS”) method.
- SLS sequential lateral solidification
- an irradiation of a laser beam is controlled using a mask that has a transmitting portion and a blocking portion. Size of a silicon grain is increased by a predetermined distance in a lateral direction to crystallize the amorphous silicon.
- the transmitting portion and the blocking portion of the mask are extended in a longitudinal direction or a horizontal direction. Therefore, the poly silicon grain formed through the SLS method is extended in the horizontal direction or the longitudinal direction.
- the current mobility of the poly silicon grain is increased in the extended direction of the poly silicon grain. That is, a channel direction of the TFT is substantially the same as the extended direction of the poly silicon grain.
- the present invention provides an array substrate capable of improving current mobility and design margin of a switching element.
- the present invention also provides a method of manufacturing the above-mentioned array substrate.
- the present invention also provides a method of crystallizing silicon.
- Exemplary embodiments of an array substrate in accordance with the present invention include a base substrate, a switching element, and a pixel electrode.
- the switching element is on the base substrate.
- the switching element includes a poly silicon pattern having at least one block. Grains formed in each block are extended in a plurality of directions.
- the pixel electrode is electrically connected to the switching element.
- Exemplary embodiments of a method of manufacturing an array substrate in accordance with the present invention are provided as follows.
- a poly silicon pattern having at least one block is formed on a base substrate. Grains formed in each block are extended in a plurality of directions.
- a gate insulating layer is formed on the base substrate covering the poly silicon pattern.
- a gate electrode is formed on the gate insulating layer. The gate electrode overlaps the poly silicon pattern.
- An insulating interlayer covering the gate insulating layer and the gate electrode is formed.
- a first contact hole through which a first end portion of the poly silicon pattern is exposed and a second contact hole through which a second end portion of the poly silicon pattern is exposed in the insulating interlayer and the gate insulating layer is formed.
- a source electrode and a drain electrode are formed. The source and drain electrodes make contact with the first and second end portions through the first and second contact holes, respectively.
- a pixel electrode electrically connected to the drain electrode is formed.
- Exemplary embodiments of a method of crystallizing silicon in accordance with the present invention are provided as follows.
- An amorphous silicon layer is formed on a base substrate.
- a mask is arranged on the amorphous silicon layer.
- the mask includes a transmitting portion having a substantially square shape and a blocking portion.
- a laser beam is irradiated on a first melting area of the amorphous silicon layer corresponding to the transmitting portion to melt the first melting area so that a poly silicon grain grows from an interface between the first melting area and a non-melting area toward an interior of the first melting area, where the non-melting area corresponds to the blocking portion.
- the mask is shifted by a width of the transmitting portion.
- the laser beam is irradiated on a second melting area of the amorphous silicon layer corresponding to the transmitting portion to melt the second melting area so that a poly silicon grain grows from an interface between the first and second melting areas towards an interior of the second melting area to form a poly silicon layer.
- Exemplary embodiments of a poly silicon layer include a plurality of blocks, each block having a substantially square shape, four grain regions within each block, each grain region having a substantially triangular shape, wherein first and third grain regions include grains extended in a transverse direction of the poly silicon layer, and second and fourth grain regions include grains extended in a longitudinal direction of the poly silicon layer, wherein the transverse direction is substantially perpendicular to the longitudinal direction.
- the poly silicon layer includes the horizontally extended grains and the longitudinally extended grains to improve current mobility and design margin of the switching element.
- FIG. 1 is a plan view showing an exemplary embodiment of a switching element of an array substrate in accordance with the present invention
- FIGS. 2A to 2E are cross-sectional views showing an exemplary method of crystallizing amorphous silicon
- FIG. 3A is a plan view showing a first exemplary poly silicon layer shown in FIG. 2C ;
- FIG. 3B is a plan view showing a second exemplary poly silicon layer shown in FIG. 2E ;
- FIGS. 4A to 4G are cross-sectional views showing an exemplary method of manufacturing the exemplary array substrate shown in FIG. 1 ;
- FIG. 5 is a cross-sectional view showing an exemplary embodiment of a display device in accordance with the present invention.
- first, second, third etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
- spatially relative terms such as “beneath”, “below”, “lower”, “above”, “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the exemplary term “below” can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
- Embodiments of the invention are described herein with reference to cross-sectional illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a binary change from implanted to non-implanted region.
- a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place.
- the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the invention.
- FIG. 1 is a plan view showing an exemplary embodiment of a switching element of an array substrate in accordance with the present invention.
- the array substrate 100 includes a base substrate 110 and a poly silicon TFT 120 on the base substrate 110 .
- a poly silicon TFT 120 is illustrated in FIG. 1 , it should be understood that a plurality of such poly silicon TFTs may be included on the base substrate 110 .
- the poly silicon TFT 120 includes a poly silicon pattern 121 , a gate electrode 122 , a source electrode 123 , and a drain electrode 124 .
- the poly silicon pattern 121 includes at least one block that is divided into a first grain region GA 1 , a second grain region GA 2 , a third grain region GA 3 , and a fourth grain region GA 4 .
- Each block of the poly silicon pattern 121 has a substantially square shape, and each of the first, second, third, and fourth grain regions GA 1 , GA 2 , GA 3 and GA 4 has a triangular shape.
- the square shape of the block may be divided by two diagonal lines intersecting to create the four triangular shaped grain regions.
- a plurality of first grains that are extended in a first direction D 1 is formed in the first grain region GA 1 .
- a plurality of second grains that are extended in a second direction D 2 is formed in the second grain region GA 2 .
- the second direction D 2 is substantially perpendicular to the first direction D 1 .
- a plurality of third grains that are extended in a third direction D 3 is formed in the third grain region GA 3 .
- the third direction D 3 is substantially opposite to the first direction D 1 and is substantially perpendicular to the second direction D 2 .
- a plurality of fourth grains that are extended in a fourth direction D 4 is formed in the fourth grain region GA 4 .
- the fourth direction D 4 is substantially opposite to the second direction D 2 and is substantially perpendicular to the first direction D 1 and the third direction D 3 .
- the first and third grains in the first and third grain regions GA 1 and GA 3 of the poly silicon pattern 121 grow in the horizontal or transverse direction of the array substrate 100 .
- the second and fourth grains in the second and fourth grain regions GA 2 and GA 4 grow in the longitudinal direction of the array substrate 100 .
- the poly silicon pattern 121 may be more extended in the horizontal direction than the longitudinal direction.
- the gate electrode 122 overlaps the poly silicon pattern 121 when plan-viewed.
- a gate insulating layer (as shown in FIG. 5 ) is formed between the gate electrode 122 and the poly silicon pattern 121 .
- the source electrode 123 and the drain electrode 124 are on the poly silicon pattern 121 .
- the source electrode 123 is spaced apart from the drain electrode 124 in the horizontal direction.
- the gate electrode 122 is positioned between the source electrode 123 and the drain electrode 124 .
- the source and drain electrodes 123 and 124 make contact with opposite sides of the poly silicon pattern 121 .
- a distance between the source and drain electrodes 123 and 124 is a channel width L 1 of the poly silicon TFT 120 , otherwise known as a switching element.
- the channel width L 1 is greater than a width W 1 of each of the blocks of the poly silicon pattern 121 .
- the width W 1 of each of the blocks is about 3 ⁇ m to about 4 ⁇ m.
- the poly silicon pattern 121 is illustrated as extended in the horizontal direction.
- the poly silicon pattern 121 may be extended in the longitudinal direction, and the source electrode 123 may be spaced apart from the drain electrode 124 in the longitudinal direction.
- the poly silicon pattern 121 has the first and third grains in the first and third grain regions GA 1 and GA 3 that are extended in the horizontal direction and the second and fourth grains in the second and fourth grain regions GA 2 and GA 4 that are extended in the longitudinal direction so that the channel of the switching element 120 may be extended in either the longitudinal direction or the horizontal direction. Therefore, the design margin of the switching element 120 is improved.
- the channel width L 1 of the switching element 120 is greater than the width W 1 of each of the blocks to improve the current mobility of the switching element 120 .
- FIGS. 2A to 2E are cross-sectional views showing an exemplary method of crystallizing amorphous silicon.
- FIG. 3A is a plan view showing a first exemplary poly silicon layer shown in FIG. 2C .
- FIG. 3B is a plan view showing a second exemplary poly silicon layer shown in FIG. 2E .
- an amorphous silicon (“a-Si”) layer 111 is formed on the base substrate 110 .
- the base substrate 110 may be an insulating substrate such as, but not limited to, transparent glass, quartz, etc.
- a mask 112 is arranged on the a-Si layer 111 .
- the mask 112 includes a plurality of transmitting portions TA and a plurality of blocking portions BA. Light passes through the transmitting portions TA, and the blocking portions BA block the light from passing through.
- the transmitting portions TA and the blocking portions BA are alternately arranged in the first direction D 1 .
- the transmitting portions TA and the blocking portions BA are also alternately arranged in the second direction D 2 (shown in FIG. 1 ) that is substantially perpendicular to the first direction D 1 when plan-viewed.
- the transmitting portions TA and the blocking portions BA may be arranged in a checkerboard-like pattern within the mask 112 .
- the laser beam, as indicated by the arrows, that passes through the transmitting portions TA of the mask 112 is irradiated onto the portions of the a-Si layer 111 corresponding to the transmitting portions TA so that the portions of the a-Si layer 111 corresponding to the transmitting portions TA are partially melted.
- the portions of the a-Si layer 111 corresponding to the blocking portions BA are blocked by the blocking portions BA.
- the a-Si layer 111 includes first melting areas FA 1 corresponding to the transmitting portions TA and non-melting areas NFA corresponding to the blocking portions BA.
- Poly silicon grains grow from interfaces between each of the first melting areas FA 1 and each of the non-melting areas NFA toward an interior of each of the first melting areas FA 1 . That is, the poly silicon grains grow within each first melting area FA 1 in a direction generally perpendicularly from interfaces between each first melting area FA 1 and any bordering non-melting area NFA.
- Each of the first melting area FA 1 and the non-melting area NFA has a square shape.
- the first melting area FA 1 is divided into the first, second, third, and fourth grain regions GA 1 , GA 2 , GA 3 , and GA 4 , and the first, second, third, and fourth grain regions GA 1 , GA 2 , GA 3 , and GA 4 have a substantially same size and triangular shape.
- the first grain region GA 1 includes a plurality of first grains that are extended from a first interface B 1 in the first direction D 1 , where the first interface B 1 may be adjacent a non-melting area NFA on a first side of the first melting area FA 1 .
- the second grain region GA 2 includes a plurality of second grains that are extended from a second interface B 2 in the second direction D 2 , where the second interface B 2 may be adjacent another non-melting area NFA on a second side of the first melting area FA 1 .
- the third grain region GA 3 includes a plurality of third grains that are extended from a third interface B 3 in the third direction D 3 , where the third interface B 3 may be adjacent yet another non-melting area NFA on a third side of the first melting area FA 1 .
- the fourth grain region GA 4 includes a plurality of fourth grains that are extended from a fourth interface B 4 in the fourth direction D 4 , where the fourth interface B 4 may be adjacent still yet another non-melting area NFA on a fourth side of the first melting area FA 1 .
- a first grain boundary GB 1 is formed between the first and second grain regions GA 1 and GA 2 .
- a second grain boundary GB 2 is formed between the second and third grain regions GA 2 and GA 3 .
- a third grain boundary GB 3 is formed between the third and fourth grain regions GA 3 and GA 4 .
- a fourth grain boundary GB 4 is formed between the fourth and first grain regions GA 4 and GA 1 .
- the first through fourth grain boundaries generally define where the grains of each region abut with grains of an adjacent region.
- the a-Si layer 111 is transformed into a first poly silicon layer 113 that is partially crystallized and formed on the base substrate 110 .
- the mask 112 is shifted in the first direction D 1 by the first width W 1 of one transmitting portion TA so that the transmitting portions TA of the mask 112 correspond to the non-melting areas NFA of the first poly silicon layer 113 , and the blocking portions BA correspond to the first melting areas FA 1 of the first poly silicon layer 113 .
- the laser beam, indicated by the arrows, that passes through the transmitting portions TA of the mask 112 is irradiated onto the first poly silicon layer 113 corresponding to the non-melting areas NFA to melt the non-melting areas NFA, and the melted non-melting areas NFA then define second melting areas FA 2 .
- Poly silicon grains grow from an interface between the first melting areas FA 1 and the second melting areas FA 2 toward an interior of the second melting areas FA 2 . Therefore, the poly silicon grains having a substantially same shape and arrangement as the first melting areas FA 1 are formed in the second melting areas FA 2 .
- the first poly silicon layer 113 is transformed into the second poly silicon layer 114 that is formed on the base substrate 110 .
- the second poly silicon layer 114 includes, within each block of the poly silicon pattern, the first and third grains that are extended in the horizontal direction and the second and fourth grains that are extended in the longitudinal direction. Therefore, the switching element 120 (shown in FIG. 1 ) may have the channels extended in either the longitudinal direction or the horizontal direction to improve the design margin of the switching element 120 .
- the second poly silicon layer 114 that is formed on the base substrate 110 is patterned through a photolithography process.
- Photolithography is a process used to transfer a pattern from an optic mask to a layer of resist deposited on a surface.
- the optic mask blocks resist exposure to UV radiation in selected areas and may include chrome opaque areas supported by a plate transparent to UV radiation. Therefore, the poly silicon pattern 121 is formed on the base substrate 110 .
- a gate insulating layer 131 is formed on the base substrate 110 having the poly silicon pattern 121 .
- the gate insulating layer may cover both the base substrate 110 and the poly silicon pattern 121 .
- a first metal layer is deposited on the gate insulating layer 131 , and the first metal layer is patterned to form the gate electrode 122 .
- the gate electrode 122 overlaps the poly silicon pattern 121 when plan-viewed.
- an insulating interlayer 132 is formed on the gate electrode 122 and the gate insulating layer 131 .
- the insulating interlayer 132 and the gate insulating layer 131 are then patterned to form a first contact hole 132 a and a second contact hole 132 b both positioned over the poly silicon pattern 121 .
- a first end portion and a second end portion of the poly silicon pattern 121 are exposed through the first and second contact holes 132 a and 132 b.
- the source electrode 123 that makes contact with the first end portion of the poly silicon pattern 121 through the first contact hole 132 a and the drain electrode 124 that makes contact with the second end portion of the poly silicon pattern 121 through the second contact hole 132 b are then formed.
- the poly silicon TFT 120 as a switching element including the poly silicon layer 121 , the gate electrode 122 , the source electrode 123 , and the drain electrode 124 , is completed.
- the pixel electrode 140 is formed on the protecting layer 133 .
- the pixel electrode 140 is electrically connected to the drain electrode 124 through the third contact hole 133 a.
- the pixel electrode 140 includes a transparent conductive material that may be patterned to form the pixel electrode 140 .
- Examples of the transparent conductive material that can be used for the pixel electrode 140 include, but are not limited to, indium tin oxide (“ITO”) and indium zinc oxide (“IZO”). Therefore, the array substrate 100 is completed, although other layers not specifically described herein may additionally be included in the array substrate 100 .
- a polarized film may be provided on the array substrate 100 to adjust a transmission direction of light externally provided into the array substrate 100 , in accordance with an aligned direction of the liquid crystal layer 300 , as will be further described below with respect to FIG. 5 .
- FIG. 5 is a cross-sectional view showing an exemplary embodiment of a display device in accordance with the present invention.
- An array substrate shown in FIG. 5 is substantially the same as in FIGS. 1 through 2E .
- the same reference numerals will be used to refer to the same or like parts as those described in FIGS. 1 through 2E and any further explanation concerning the above elements will be omitted.
- the display device 400 includes a display panel.
- the display panel includes the array substrate 100 , a counter substrate 200 corresponding to the array substrate 100 , and a liquid crystal layer 300 interposed between the array substrate 100 and the counter substrate 200 .
- the counter substrate 200 may otherwise be known as a common electrode panel or a color filter panel.
- the counter substrate 200 includes a substrate 210 , a color filter layer 220 , and a common electrode 230 .
- the color filter layer 220 is formed on the substrate 210
- the common electrode 230 is formed on the color filter layer 220 .
- the color filter layer 220 may be formed on or under the pixel electrode 140 within the array substrate 100 .
- the color filter layer 220 includes a red color pixel, a green color pixel, and a blue color pixel, although, in an alternative embodiment, other color pixels may be employed.
- the common electrode 230 includes a transparent conductive material. Examples of the transparent conductive material that can be used for the common electrode 230 include indium tin oxide (“ITO”) and indium zinc oxide (“IZO”).
- the common electrode 230 may cover substantially an entire surface of the counter substrate 200 .
- the counter substrate 200 corresponds to the array substrate 100 by a predetermined distance.
- the liquid crystal layer 300 is interposed in a space formed between the counter substrate 200 and the array substrate 100 .
- the display panel of the display device 400 may include spacers to maintain the predetermined distance between the counter substrate 200 and the array substrate 100 , and/or may include a sealing portion between a periphery of the array substrate 100 and the counter substrate 200 to maintain the liquid crystal layer 300 between the array substrate 100 and the counter substrate 200 .
- the poly silicon layer includes the horizontally extended grains and the longitudinally extended grains.
- the horizontally extended grains and the longitudinally extended grains may be provided within blocks of grain regions alternately arranged across first and second directions of the poly silicon layer.
- the channel length of the switching element is longer than the width of each of the blocks of the poly silicon layer to also increase the current mobility of the switching element.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Ceramic Engineering (AREA)
- Optics & Photonics (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Thin Film Transistor (AREA)
- Liquid Crystal (AREA)
- Recrystallisation Techniques (AREA)
Abstract
Description
- This application claims priority to Korean Patent Application No. 2005-69237, filed on Jul. 29, 2005 and all the benefits accruing therefrom under 35 U.S.C. §119, and the contents of which in its entirety are herein incorporated by reference.
- 1. Field of the Invention
- The present invention relates to an array substrate, a method of manufacturing the same, and a method of crystallizing silicon. More particularly, the present invention relates to an array substrate capable of improving current mobility and design margin of a switching element, a method of manufacturing the same, and a method of crystallizing silicon.
- 2. Description of the Related Art
- A liquid crystal display (“LCD”) device, in general, includes a display panel having an array substrate, a color filter substrate, and a liquid crystal layer. The array substrate includes a plurality of pixels arranged in a matrix, each including a thin film transistor (“TFT”) and a pixel electrode. The color filter substrate includes a common electrode and corresponds to the array substrate. The liquid crystal layer is interposed between the array substrate and the color filter substrate. Liquid crystal molecules within the liquid crystal layer change orientations depending on the signals applied to the common electrode and the pixel electrodes, thereby changing an image on the display panel.
- The LCD device is divided into an amorphous silicon (“a-Si”) LCD device and a poly silicon LCD device. The a-Si LCD device includes an a-Si TFT. The poly silicon LCD device includes a poly silicon TFT.
- In the poly silicon LCD device, the poly silicon TFT is formed through a crystallization of an amorphous silicon.
- The amorphous silicon is crystallized through a sequential lateral solidification (“SLS”) method. In particular, an irradiation of a laser beam is controlled using a mask that has a transmitting portion and a blocking portion. Size of a silicon grain is increased by a predetermined distance in a lateral direction to crystallize the amorphous silicon.
- The transmitting portion and the blocking portion of the mask are extended in a longitudinal direction or a horizontal direction. Therefore, the poly silicon grain formed through the SLS method is extended in the horizontal direction or the longitudinal direction.
- The current mobility of the poly silicon grain is increased in the extended direction of the poly silicon grain. That is, a channel direction of the TFT is substantially the same as the extended direction of the poly silicon grain.
- Therefore, when the extended direction of the poly silicon grain is fixed, a location of the TFT is restricted, and a design margin of the TFT is deteriorated.
- The present invention provides an array substrate capable of improving current mobility and design margin of a switching element.
- The present invention also provides a method of manufacturing the above-mentioned array substrate.
- The present invention also provides a method of crystallizing silicon.
- Exemplary embodiments of an array substrate in accordance with the present invention include a base substrate, a switching element, and a pixel electrode. The switching element is on the base substrate. The switching element includes a poly silicon pattern having at least one block. Grains formed in each block are extended in a plurality of directions. The pixel electrode is electrically connected to the switching element.
- Exemplary embodiments of a method of manufacturing an array substrate in accordance with the present invention are provided as follows. A poly silicon pattern having at least one block is formed on a base substrate. Grains formed in each block are extended in a plurality of directions. A gate insulating layer is formed on the base substrate covering the poly silicon pattern. A gate electrode is formed on the gate insulating layer. The gate electrode overlaps the poly silicon pattern. An insulating interlayer covering the gate insulating layer and the gate electrode is formed. A first contact hole through which a first end portion of the poly silicon pattern is exposed and a second contact hole through which a second end portion of the poly silicon pattern is exposed in the insulating interlayer and the gate insulating layer is formed. A source electrode and a drain electrode are formed. The source and drain electrodes make contact with the first and second end portions through the first and second contact holes, respectively. A pixel electrode electrically connected to the drain electrode is formed.
- Exemplary embodiments of a method of crystallizing silicon in accordance with the present invention are provided as follows. An amorphous silicon layer is formed on a base substrate. A mask is arranged on the amorphous silicon layer. The mask includes a transmitting portion having a substantially square shape and a blocking portion. A laser beam is irradiated on a first melting area of the amorphous silicon layer corresponding to the transmitting portion to melt the first melting area so that a poly silicon grain grows from an interface between the first melting area and a non-melting area toward an interior of the first melting area, where the non-melting area corresponds to the blocking portion. The mask is shifted by a width of the transmitting portion. The laser beam is irradiated on a second melting area of the amorphous silicon layer corresponding to the transmitting portion to melt the second melting area so that a poly silicon grain grows from an interface between the first and second melting areas towards an interior of the second melting area to form a poly silicon layer.
- Exemplary embodiments of a poly silicon layer include a plurality of blocks, each block having a substantially square shape, four grain regions within each block, each grain region having a substantially triangular shape, wherein first and third grain regions include grains extended in a transverse direction of the poly silicon layer, and second and fourth grain regions include grains extended in a longitudinal direction of the poly silicon layer, wherein the transverse direction is substantially perpendicular to the longitudinal direction.
- According to the present invention, the poly silicon layer includes the horizontally extended grains and the longitudinally extended grains to improve current mobility and design margin of the switching element.
- The above and other advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the accompanying drawings, in which:
-
FIG. 1 is a plan view showing an exemplary embodiment of a switching element of an array substrate in accordance with the present invention; -
FIGS. 2A to 2E are cross-sectional views showing an exemplary method of crystallizing amorphous silicon; -
FIG. 3A is a plan view showing a first exemplary poly silicon layer shown inFIG. 2C ; -
FIG. 3B is a plan view showing a second exemplary poly silicon layer shown inFIG. 2E ; -
FIGS. 4A to 4G are cross-sectional views showing an exemplary method of manufacturing the exemplary array substrate shown inFIG. 1 ; and -
FIG. 5 is a cross-sectional view showing an exemplary embodiment of a display device in accordance with the present invention. - The invention is described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the size and relative sizes of layers and regions may be exaggerated for clarity.
- It will be understood that when an element or layer is referred to as being “on”, “connected to” or “coupled to” another element or layer, it can be directly on, connected or coupled to the other element or layer or intervening elements or layers may be present. In contrast, when an element is referred to as being “directly on,” “directly connected to” or “directly coupled to” another element or layer, there are no intervening elements or layers present. Like numbers refer to like elements throughout. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
- It will be understood that, although the terms first, second, third etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
- Spatially relative terms, such as “beneath”, “below”, “lower”, “above”, “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the exemplary term “below” can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- Embodiments of the invention are described herein with reference to cross-sectional illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a binary change from implanted to non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the invention.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
- Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.
-
FIG. 1 is a plan view showing an exemplary embodiment of a switching element of an array substrate in accordance with the present invention. - Referring to
FIG. 1 , thearray substrate 100 includes abase substrate 110 and apoly silicon TFT 120 on thebase substrate 110. Although only onepoly silicon TFT 120 is illustrated inFIG. 1 , it should be understood that a plurality of such poly silicon TFTs may be included on thebase substrate 110. - The
poly silicon TFT 120 includes apoly silicon pattern 121, agate electrode 122, asource electrode 123, and adrain electrode 124. Thepoly silicon pattern 121 includes at least one block that is divided into a first grain region GA1, a second grain region GA2, a third grain region GA3, and a fourth grain region GA4. Each block of thepoly silicon pattern 121 has a substantially square shape, and each of the first, second, third, and fourth grain regions GA1, GA2, GA3 and GA4 has a triangular shape. For example, the square shape of the block may be divided by two diagonal lines intersecting to create the four triangular shaped grain regions. - A plurality of first grains that are extended in a first direction D1 is formed in the first grain region GA1. A plurality of second grains that are extended in a second direction D2 is formed in the second grain region GA2. The second direction D2 is substantially perpendicular to the first direction D1. A plurality of third grains that are extended in a third direction D3 is formed in the third grain region GA3. The third direction D3 is substantially opposite to the first direction D1 and is substantially perpendicular to the second direction D2. A plurality of fourth grains that are extended in a fourth direction D4 is formed in the fourth grain region GA4. The fourth direction D4 is substantially opposite to the second direction D2 and is substantially perpendicular to the first direction D1 and the third direction D3.
- That is, the first and third grains in the first and third grain regions GA1 and GA3 of the
poly silicon pattern 121 grow in the horizontal or transverse direction of thearray substrate 100. The second and fourth grains in the second and fourth grain regions GA2 and GA4 grow in the longitudinal direction of thearray substrate 100. For example, thepoly silicon pattern 121 may be more extended in the horizontal direction than the longitudinal direction. - The
gate electrode 122 overlaps thepoly silicon pattern 121 when plan-viewed. A gate insulating layer (as shown inFIG. 5 ) is formed between thegate electrode 122 and thepoly silicon pattern 121. - The
source electrode 123 and thedrain electrode 124 are on thepoly silicon pattern 121. Thesource electrode 123 is spaced apart from thedrain electrode 124 in the horizontal direction. Thegate electrode 122 is positioned between thesource electrode 123 and thedrain electrode 124. The source and drainelectrodes poly silicon pattern 121. A distance between the source and drainelectrodes poly silicon TFT 120, otherwise known as a switching element. - The channel width L1 is greater than a width W1 of each of the blocks of the
poly silicon pattern 121. For example, the width W1 of each of the blocks is about 3 μm to about 4 μm. - In
FIG. 1 , thepoly silicon pattern 121 is illustrated as extended in the horizontal direction. Alternatively, thepoly silicon pattern 121 may be extended in the longitudinal direction, and thesource electrode 123 may be spaced apart from thedrain electrode 124 in the longitudinal direction. - According to the
switching element 120 inFIG. 1 , thepoly silicon pattern 121 has the first and third grains in the first and third grain regions GA1 and GA3 that are extended in the horizontal direction and the second and fourth grains in the second and fourth grain regions GA2 and GA4 that are extended in the longitudinal direction so that the channel of theswitching element 120 may be extended in either the longitudinal direction or the horizontal direction. Therefore, the design margin of theswitching element 120 is improved. - In addition, the channel width L1 of the
switching element 120 is greater than the width W1 of each of the blocks to improve the current mobility of theswitching element 120. -
FIGS. 2A to 2E are cross-sectional views showing an exemplary method of crystallizing amorphous silicon.FIG. 3A is a plan view showing a first exemplary poly silicon layer shown inFIG. 2C .FIG. 3B is a plan view showing a second exemplary poly silicon layer shown inFIG. 2E . - Referring to
FIG. 2A , an amorphous silicon (“a-Si”)layer 111 is formed on thebase substrate 110. Thebase substrate 110 may be an insulating substrate such as, but not limited to, transparent glass, quartz, etc. - Referring to
FIG. 2B , amask 112 is arranged on thea-Si layer 111. Themask 112 includes a plurality of transmitting portions TA and a plurality of blocking portions BA. Light passes through the transmitting portions TA, and the blocking portions BA block the light from passing through. The transmitting portions TA and the blocking portions BA are alternately arranged in the first direction D1. The transmitting portions TA and the blocking portions BA are also alternately arranged in the second direction D2 (shown inFIG. 1 ) that is substantially perpendicular to the first direction D1 when plan-viewed. In other words, the transmitting portions TA and the blocking portions BA may be arranged in a checkerboard-like pattern within themask 112. - Referring to
FIG. 2C , the laser beam, as indicated by the arrows, that passes through the transmitting portions TA of themask 112 is irradiated onto the portions of thea-Si layer 111 corresponding to the transmitting portions TA so that the portions of thea-Si layer 111 corresponding to the transmitting portions TA are partially melted. The portions of thea-Si layer 111 corresponding to the blocking portions BA are blocked by the blocking portions BA. - Therefore, as shown in
FIG. 3A , thea-Si layer 111 includes first melting areas FA1 corresponding to the transmitting portions TA and non-melting areas NFA corresponding to the blocking portions BA. Poly silicon grains grow from interfaces between each of the first melting areas FA1 and each of the non-melting areas NFA toward an interior of each of the first melting areas FA1. That is, the poly silicon grains grow within each first melting area FA1 in a direction generally perpendicularly from interfaces between each first melting area FA1 and any bordering non-melting area NFA. - Each of the first melting area FA1 and the non-melting area NFA has a square shape. The first melting area FA1 is divided into the first, second, third, and fourth grain regions GA1, GA2, GA3, and GA4, and the first, second, third, and fourth grain regions GA1, GA2, GA3, and GA4 have a substantially same size and triangular shape.
- Within each first melting area FA1, the first grain region GA1 includes a plurality of first grains that are extended from a first interface B1 in the first direction D1, where the first interface B1 may be adjacent a non-melting area NFA on a first side of the first melting area FA1. The second grain region GA2 includes a plurality of second grains that are extended from a second interface B2 in the second direction D2, where the second interface B2 may be adjacent another non-melting area NFA on a second side of the first melting area FA1. The third grain region GA3 includes a plurality of third grains that are extended from a third interface B3 in the third direction D3, where the third interface B3 may be adjacent yet another non-melting area NFA on a third side of the first melting area FA1. The fourth grain region GA4 includes a plurality of fourth grains that are extended from a fourth interface B4 in the fourth direction D4, where the fourth interface B4 may be adjacent still yet another non-melting area NFA on a fourth side of the first melting area FA1.
- A first grain boundary GB1 is formed between the first and second grain regions GA1 and GA2. A second grain boundary GB2 is formed between the second and third grain regions GA2 and GA3. A third grain boundary GB3 is formed between the third and fourth grain regions GA3 and GA4. A fourth grain boundary GB4 is formed between the fourth and first grain regions GA4 and GA1. The first through fourth grain boundaries generally define where the grains of each region abut with grains of an adjacent region.
- Therefore, the
a-Si layer 111 is transformed into a firstpoly silicon layer 113 that is partially crystallized and formed on thebase substrate 110. - Referring to
FIG. 2D , themask 112 is shifted in the first direction D1 by the first width W1 of one transmitting portion TA so that the transmitting portions TA of themask 112 correspond to the non-melting areas NFA of the firstpoly silicon layer 113, and the blocking portions BA correspond to the first melting areas FA1 of the firstpoly silicon layer 113. - Referring to
FIGS. 2E and 3B , the laser beam, indicated by the arrows, that passes through the transmitting portions TA of themask 112 is irradiated onto the firstpoly silicon layer 113 corresponding to the non-melting areas NFA to melt the non-melting areas NFA, and the melted non-melting areas NFA then define second melting areas FA2. Poly silicon grains grow from an interface between the first melting areas FA1 and the second melting areas FA2 toward an interior of the second melting areas FA2. Therefore, the poly silicon grains having a substantially same shape and arrangement as the first melting areas FA1 are formed in the second melting areas FA2. - Therefore, the first
poly silicon layer 113 is transformed into the secondpoly silicon layer 114 that is formed on thebase substrate 110. - Referring to
FIG. 3B , the secondpoly silicon layer 114 includes, within each block of the poly silicon pattern, the first and third grains that are extended in the horizontal direction and the second and fourth grains that are extended in the longitudinal direction. Therefore, the switching element 120 (shown inFIG. 1 ) may have the channels extended in either the longitudinal direction or the horizontal direction to improve the design margin of theswitching element 120. - Hereinafter, an exemplary method of manufacturing the
array substrate 100 is described in reference toFIGS. 4A to 4G . -
FIGS. 4A to 4G are cross-sectional views showing an exemplary method of manufacturing the exemplary array substrate shown inFIG. 1 . - Referring to
FIG. 4A , the secondpoly silicon layer 114 that is formed on thebase substrate 110, such as by using the method described and illustrated with respect toFIGS. 2A to 2E , is patterned through a photolithography process. Photolithography is a process used to transfer a pattern from an optic mask to a layer of resist deposited on a surface. The optic mask blocks resist exposure to UV radiation in selected areas and may include chrome opaque areas supported by a plate transparent to UV radiation. Therefore, thepoly silicon pattern 121 is formed on thebase substrate 110. - Referring to
FIG. 4B , agate insulating layer 131 is formed on thebase substrate 110 having thepoly silicon pattern 121. The gate insulating layer may cover both thebase substrate 110 and thepoly silicon pattern 121. - Referring to
FIG. 4C , a first metal layer is deposited on thegate insulating layer 131, and the first metal layer is patterned to form thegate electrode 122. Thegate electrode 122 overlaps thepoly silicon pattern 121 when plan-viewed. - Referring to
FIG. 4D , an insulatinginterlayer 132 is formed on thegate electrode 122 and thegate insulating layer 131. The insulatinginterlayer 132 and thegate insulating layer 131 are then patterned to form afirst contact hole 132 a and asecond contact hole 132 b both positioned over thepoly silicon pattern 121. A first end portion and a second end portion of thepoly silicon pattern 121 are exposed through the first and second contact holes 132 a and 132 b. - Referring to
FIG. 4E , thesource electrode 123 that makes contact with the first end portion of thepoly silicon pattern 121 through thefirst contact hole 132 a and thedrain electrode 124 that makes contact with the second end portion of thepoly silicon pattern 121 through thesecond contact hole 132 b are then formed. Thus, thepoly silicon TFT 120, as a switching element including thepoly silicon layer 121, thegate electrode 122, thesource electrode 123, and thedrain electrode 124, is completed. - Referring to
FIG. 4F , aprotecting layer 133 is formed on thesource electrode 123, thedrain electrode 124, and the insulatinginterlayer 132. The protectinglayer 133 is then patterned to form athird contact hole 133 a through which thedrain electrode 124 is partially exposed. - Referring to
FIG. 4G , thepixel electrode 140 is formed on theprotecting layer 133. Thepixel electrode 140 is electrically connected to thedrain electrode 124 through thethird contact hole 133 a. Thepixel electrode 140 includes a transparent conductive material that may be patterned to form thepixel electrode 140. Examples of the transparent conductive material that can be used for thepixel electrode 140 include, but are not limited to, indium tin oxide (“ITO”) and indium zinc oxide (“IZO”). Therefore, thearray substrate 100 is completed, although other layers not specifically described herein may additionally be included in thearray substrate 100. By example only, a polarized film may be provided on thearray substrate 100 to adjust a transmission direction of light externally provided into thearray substrate 100, in accordance with an aligned direction of theliquid crystal layer 300, as will be further described below with respect toFIG. 5 . -
FIG. 5 is a cross-sectional view showing an exemplary embodiment of a display device in accordance with the present invention. An array substrate shown inFIG. 5 is substantially the same as inFIGS. 1 through 2E . Thus, the same reference numerals will be used to refer to the same or like parts as those described inFIGS. 1 through 2E and any further explanation concerning the above elements will be omitted. - Referring to
FIG. 5 , thedisplay device 400 includes a display panel. The display panel includes thearray substrate 100, acounter substrate 200 corresponding to thearray substrate 100, and aliquid crystal layer 300 interposed between thearray substrate 100 and thecounter substrate 200. Thecounter substrate 200 may otherwise be known as a common electrode panel or a color filter panel. - The
counter substrate 200 includes asubstrate 210, acolor filter layer 220, and acommon electrode 230. Thecolor filter layer 220 is formed on thesubstrate 210, and thecommon electrode 230 is formed on thecolor filter layer 220. In an alternative embodiment, thecolor filter layer 220 may be formed on or under thepixel electrode 140 within thearray substrate 100. Thecolor filter layer 220 includes a red color pixel, a green color pixel, and a blue color pixel, although, in an alternative embodiment, other color pixels may be employed. Thecommon electrode 230 includes a transparent conductive material. Examples of the transparent conductive material that can be used for thecommon electrode 230 include indium tin oxide (“ITO”) and indium zinc oxide (“IZO”). Thecommon electrode 230 may cover substantially an entire surface of thecounter substrate 200. - Referring to
FIG. 5 , thecounter substrate 200 corresponds to thearray substrate 100 by a predetermined distance. Theliquid crystal layer 300 is interposed in a space formed between thecounter substrate 200 and thearray substrate 100. The display panel of thedisplay device 400 may include spacers to maintain the predetermined distance between thecounter substrate 200 and thearray substrate 100, and/or may include a sealing portion between a periphery of thearray substrate 100 and thecounter substrate 200 to maintain theliquid crystal layer 300 between thearray substrate 100 and thecounter substrate 200. - According to the present invention, the poly silicon layer includes the horizontally extended grains and the longitudinally extended grains. The horizontally extended grains and the longitudinally extended grains may be provided within blocks of grain regions alternately arranged across first and second directions of the poly silicon layer.
- Therefore, the current mobility and design margin of the switching element are improved.
- In addition, although the channel is arranged in the horizontal direction or the longitudinal direction allowing for greater design margin, the channel length of the switching element is longer than the width of each of the blocks of the poly silicon layer to also increase the current mobility of the switching element.
- This invention has been described with reference to the exemplary embodiments. It is evident, however, that many alternative modifications and variations will be apparent to those having skill in the art in light of the foregoing description. Accordingly, the present invention embraces all such alternative modifications and variations as fall within the spirit and scope of the appended claims.
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/110,678 US8119546B2 (en) | 2005-07-29 | 2008-04-28 | Array substrate, method of manufacturing the same and method of crystallizing silicon |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2005-69237 | 2005-07-29 | ||
KR1020050069237A KR20070014528A (en) | 2005-07-29 | 2005-07-29 | Array substrate, method of manufacturing the same and method of crystallizing silicon |
KR10-2005-69237 | 2005-07-29 | ||
US11/386,630 US7405464B2 (en) | 2005-07-29 | 2006-03-22 | Array substrate, method of manufacturing the same and method of crystallizing silicon |
US12/110,678 US8119546B2 (en) | 2005-07-29 | 2008-04-28 | Array substrate, method of manufacturing the same and method of crystallizing silicon |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/386,630 Division US7405464B2 (en) | 2005-07-29 | 2006-03-22 | Array substrate, method of manufacturing the same and method of crystallizing silicon |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080206912A1 true US20080206912A1 (en) | 2008-08-28 |
US8119546B2 US8119546B2 (en) | 2012-02-21 |
Family
ID=37674399
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/386,630 Active 2026-08-19 US7405464B2 (en) | 2005-07-29 | 2006-03-22 | Array substrate, method of manufacturing the same and method of crystallizing silicon |
US12/110,678 Expired - Fee Related US8119546B2 (en) | 2005-07-29 | 2008-04-28 | Array substrate, method of manufacturing the same and method of crystallizing silicon |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/386,630 Active 2026-08-19 US7405464B2 (en) | 2005-07-29 | 2006-03-22 | Array substrate, method of manufacturing the same and method of crystallizing silicon |
Country Status (4)
Country | Link |
---|---|
US (2) | US7405464B2 (en) |
JP (1) | JP2007043157A (en) |
KR (1) | KR20070014528A (en) |
CN (1) | CN1905198B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8535994B2 (en) | 2011-03-08 | 2013-09-17 | Panasonic Corporation | Thin-film transistor array device manufacturing method |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106865484A (en) * | 2017-02-06 | 2017-06-20 | 京东方科技集团股份有限公司 | Array base palte and preparation method thereof, display device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5859445A (en) * | 1990-11-20 | 1999-01-12 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device including thin film transistors having spoiling impurities added thereto |
US20020179001A1 (en) * | 2001-05-30 | 2002-12-05 | Yun-Ho Jung | Method of crystallizing amorphous silicon using a mask |
US20040144988A1 (en) * | 2002-12-31 | 2004-07-29 | Lg. Philips Lcd Co., Ltd. | Active matric display device including polycrystalline silicon thin film transistor and manufacturing method of the same |
US20060228908A1 (en) * | 2005-04-06 | 2006-10-12 | Samsung Electronics Co., Ltd. | Method of manufacturing polysilicon thin film and method of manufacturing thin film transistor having the same |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100303138B1 (en) | 1998-06-09 | 2001-11-30 | 구본준, 론 위라하디락사 | Method of crystallizing silicon thin film and manufacturing method of thin film transistor using the same |
JP3945805B2 (en) * | 2001-02-08 | 2007-07-18 | 株式会社東芝 | Laser processing method, liquid crystal display device manufacturing method, laser processing device, and semiconductor device manufacturing method |
JP2003178978A (en) * | 2001-12-12 | 2003-06-27 | Sharp Corp | Crystalline semiconductor thin film, and method for forming the crystalline semiconductor thin film and apparatus for forming the crystalline semiconductor thin film, and mask for forming the crystalline semiconductor thin film, and further semiconductor device |
CN100336941C (en) * | 2002-08-19 | 2007-09-12 | 纽约市哥伦比亚大学托管会 | Process and system for laser crystallization processing of film regions on a substrate to provide substantial uniformity within areas in such regions and edge areas thereof, and a structure of such fi |
KR100508001B1 (en) | 2002-12-30 | 2005-08-17 | 엘지.필립스 엘시디 주식회사 | Method of fabrication the array substrate for liquid crystall display device with driving circuit |
CN100397560C (en) * | 2003-01-08 | 2008-06-25 | 三星电子株式会社 | Polycrystalline silicon thin film transistor array board and manufacturing method thereof |
-
2005
- 2005-07-29 KR KR1020050069237A patent/KR20070014528A/en not_active Application Discontinuation
-
2006
- 2006-03-06 CN CN2006100581382A patent/CN1905198B/en not_active Expired - Fee Related
- 2006-03-22 US US11/386,630 patent/US7405464B2/en active Active
- 2006-07-28 JP JP2006206917A patent/JP2007043157A/en active Pending
-
2008
- 2008-04-28 US US12/110,678 patent/US8119546B2/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5859445A (en) * | 1990-11-20 | 1999-01-12 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device including thin film transistors having spoiling impurities added thereto |
US6011277A (en) * | 1990-11-20 | 2000-01-04 | Semiconductor Energy Laboratory Co., Ltd. | Gate insulated field effect transistors and method of manufacturing the same |
US6281520B1 (en) * | 1990-11-20 | 2001-08-28 | Semiconductor Energy Laboratory Co., Ltd. | Gate insulated field effect transistors and method of manufacturing the same |
US6737676B2 (en) * | 1990-11-20 | 2004-05-18 | Semiconductor Energy Laboratory Co., Ltd. | Gate insulated field effect transistor and method of manufacturing the same |
US20020179001A1 (en) * | 2001-05-30 | 2002-12-05 | Yun-Ho Jung | Method of crystallizing amorphous silicon using a mask |
US20040144988A1 (en) * | 2002-12-31 | 2004-07-29 | Lg. Philips Lcd Co., Ltd. | Active matric display device including polycrystalline silicon thin film transistor and manufacturing method of the same |
US20060228908A1 (en) * | 2005-04-06 | 2006-10-12 | Samsung Electronics Co., Ltd. | Method of manufacturing polysilicon thin film and method of manufacturing thin film transistor having the same |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8535994B2 (en) | 2011-03-08 | 2013-09-17 | Panasonic Corporation | Thin-film transistor array device manufacturing method |
Also Published As
Publication number | Publication date |
---|---|
JP2007043157A (en) | 2007-02-15 |
KR20070014528A (en) | 2007-02-01 |
CN1905198A (en) | 2007-01-31 |
CN1905198B (en) | 2010-11-03 |
US7405464B2 (en) | 2008-07-29 |
US20070026549A1 (en) | 2007-02-01 |
US8119546B2 (en) | 2012-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107408578B (en) | Thin film transistor and display panel | |
US7358528B2 (en) | Liquid crystal display device and fabrication method thereof | |
US7701534B2 (en) | Display panel and method of fabricating the same | |
US8040471B2 (en) | Liquid crystal display including color filters, and manufacturing method thereof | |
EP1956426B1 (en) | Display substrate including a colour filter and storage capacitors and method of manufacturing it | |
US7989807B2 (en) | Thin-film transistor substrate, method of manufacturing same and display apparatus having same | |
EP1282001A2 (en) | TFT array substrate and active-matrix addressed liquid-crystal display device | |
KR101274022B1 (en) | Display substrate, display panel having the substrate, method for making the substrate and method for making the display panel using the method | |
US20080176348A1 (en) | Array substrate of liquid crystal display and fabrication method thereof | |
US20050263773A1 (en) | Liquid crystal display device having polycrystalline TFT and fabricating method thereof | |
JP2003109903A (en) | Method of manufacturing array substrate and photomask | |
US8879031B2 (en) | Liquid crystal display and manufacturing method thereof | |
EP1939676B1 (en) | Display substrate and display apparatus having the same | |
KR20070072207A (en) | Liquid crystal display device using poly-silicon tft and fabrication method thereof | |
US8259244B2 (en) | Display substrate and method of manufacturing the same | |
US8357937B2 (en) | Thin film transistor liquid crystal display device | |
US8119546B2 (en) | Array substrate, method of manufacturing the same and method of crystallizing silicon | |
KR101277221B1 (en) | Liquid crystal display device and method of fabricating the same | |
KR100765104B1 (en) | Method of Fabricating Liquid Crystal Display Device | |
US20060164582A1 (en) | Thin film transistor array panel, liquid crystal display including the panel and manufacturing method thereof | |
US20070026586A1 (en) | Mask for manufacturing a display substrate capable of improving image quality | |
US7573539B2 (en) | Liquid crystal display apparatus | |
US8168981B2 (en) | Display substrate having stepped data line and a liquid crystal display device having the same | |
KR101186519B1 (en) | Liquid crystal display device and method of fabricating thereof | |
KR100878243B1 (en) | A method for manufacturing a thin film transistor using polysilicon |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ZAAA | Notice of allowance and fees due |
Free format text: ORIGINAL CODE: NOA |
|
ZAAB | Notice of allowance mailed |
Free format text: ORIGINAL CODE: MN/=. |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG ELECTRONICS CO., LTD.;REEL/FRAME:029093/0177 Effective date: 20120904 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20240221 |