US20080106311A1 - Delay circuit of semiconductor device - Google Patents

Delay circuit of semiconductor device Download PDF

Info

Publication number
US20080106311A1
US20080106311A1 US11/982,019 US98201907A US2008106311A1 US 20080106311 A1 US20080106311 A1 US 20080106311A1 US 98201907 A US98201907 A US 98201907A US 2008106311 A1 US2008106311 A1 US 2008106311A1
Authority
US
United States
Prior art keywords
delay
recited
delay circuit
voltage
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/982,019
Inventor
Chang-Ho Do
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DO, CHANG-HO
Publication of US20080106311A1 publication Critical patent/US20080106311A1/en
Priority to US12/875,019 priority Critical patent/US7999592B2/en
Priority to US13/181,425 priority patent/US20110267126A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • H03K2005/00026—Variable delay controlled by an analog electrical signal, e.g. obtained after conversion by a D/A converter
    • H03K2005/00045—Dc voltage control of a capacitor or of the coupling of a capacitor as a load

Definitions

  • the present invention relates to a semiconductor device, and more particularly, to a delay circuit of a semiconductor device.
  • a semiconductor device e.g., a double data rate synchronous dynamic random access memory (DDR SDRAM)
  • DDR SDRAM double data rate synchronous dynamic random access memory
  • the delay circuit is configured to delay an input signal by a predetermined time.
  • the delay circuit may be implemented using logic gates, resistors, capacitors, and so on.
  • FIG. 1 illustrates a schematic circuit diagram of a conventional delay circuit.
  • the conventional delay circuit includes an inverter INV configured to receive an input signal IN, a resistor R connected between a node A, i.e., an output node of the inverter INV, and an output node B, and a capacitor C connected between the output node B and a ground terminal VSS.
  • the inverter INV includes a PMOS transistor PM and an NMOS transistor NM.
  • the PMOS transistor PM has a source connected to an external voltage terminal VDD_EXT, a drain connected to the node A, and a gate receiving the input signal IN.
  • the NMOS transistor NM has a drain connected to the node A, a source connected to the ground terminal VSS, and a gate receiving the input signal IN.
  • a delay time of the delay circuit is determined by resistance and capacitance of a path through which the input signal IN is transferred.
  • the resistance of the path means a sum of an on resistance of the inverter INV driving the node A, a parasitic resistance generated due to a line on the path, and a resistance of the resistor R.
  • the capacitance of the path means a sum of a capacitance of the line itself, a parasitic capacitance on the gates of the transistors PM and NM receiving the input signal IN, and a capacitance of the capacitor C for the intended delay.
  • Eq. 1 shows the relationship between the delay time, the resistance and the capacitance.
  • Td is the delay time
  • R on is the on resistance of the inverter INV
  • R L is a sum of the parasitic resistance of the line and the resistance of the resistor R
  • C L is a sum of the capacitance of the line itself, the parasitic capacitance on the gates of the transistors, and the capacitance of the capacitor C.
  • the delay time of the delay circuit increases when the resistance or capacitance increases, but decreases when the resistance or capacitance decreases.
  • An external voltage of the external voltage terminal VDD_EXT is applied to the inverter INV.
  • the on resistance of the inverter INV decreases and thus the delay time decreases. That is, the inverter INV has a propagation delay characteristic that the delay time decreases as the external voltage increases.
  • the inverter INV has a propagation delay characteristic that it has a constant delay time regardless of the external voltage.
  • the delay circuit since the ground terminal VSS is connected to the capacitor C, the delay circuit has a propagation delay characteristic that it has a constant delay time regardless of the external voltage.
  • the DDR SDRAM In a data read/write operation, the DDR SDRAM must ensure a sensing margin time, that is, a time until an amplification operation of a bit line sense amplifier is started after a word line is activated.
  • a sensing margin time that is, a time until an amplification operation of a bit line sense amplifier is started after a word line is activated.
  • the delay circuit is required to have a propagation delay characteristic that the delay time increases as the external voltage increases. Therefore, an additional delay circuit must be designed according to the external voltage. Further, the sensing margin time cannot be ensured when the delay time decreases as the external voltage increases. In this case, polarity of data may be changed.
  • Embodiments of the present invention are directed to providing a delay circuit of a semiconductor device, in which its delay time increases as an external voltage increases.
  • Embodiments of the present invention are also directed to providing a delay circuit of a semiconductor device, which can ensure a desired delay time according to an external voltage, without additional delay circuits.
  • a delay circuit of a semiconductor device includes a first delay unit, and a second delay unit having a propagation delay characteristic different from that of the first delay unit with respect to variation of a power supply voltage, wherein the first delay unit is supplied with a first power supply voltage independent of variation of an external voltage, and the second delay unit is supplied with a second power supply voltage dependent on the variation of the external voltage.
  • a delay circuit of a semiconductor device includes a plurality of inverters configured to receive first and second voltages independent of variation of an external voltage, and a plurality of delay units configured to receive a third voltage dependent on the variation of the external voltage.
  • FIG. 1 illustrates a schematic circuit diagram of a conventional delay circuit.
  • FIG. 2 illustrates a schematic circuit diagram of a delay circuit of a semiconductor device in accordance with a first embodiment of the present invention.
  • FIG. 3 illustrates a graph of a capacitance according to formation/non-formation of a channel in the PMOS type capacitor described in FIG. 2 .
  • FIG. 4 illustrates a graph of a capacitance according to an external voltage applied to the PMOS type capacitor described in FIG. 2 .
  • FIG. 5 illustrates a schematic circuit diagram of a delay circuit of a semiconductor device in accordance with a second embodiment of the present invention.
  • a delay circuit of the present invention using a plurality of delay units, different voltages are applied to a first delay unit and a second delay unit.
  • the first delay unit has a characteristic that a delay time is independent of an external voltage
  • the second delay unit has a characteristic that the delay time increase as the external voltage increases. Consequently, the delay circuit has a propagation delay characteristic in which the delay time increases as the external voltage increases.
  • FIG. 2 illustrates a schematic circuit diagram of a delay circuit of a semiconductor device in accordance with a first embodiment of the present invention.
  • the delay circuit includes an inverter INV, a resistor R, and a PMOS type capacitor PMC.
  • the inverter INV is connected between an internal voltage terminal VDD_INN and a ground terminal VSS and configured to receive an input signal IN.
  • the resistor R is connected between a node A, i.e., an output node of the inverter INV and an output node B.
  • the PMOS type capacitor PMC is connected between an external voltage terminal VDD_EXT and the output node B.
  • the inverter INV includes a PMOS transistor PM and an NMOS transistor NM.
  • the PMOS transistor PM has a source connected to the internal voltage terminal VDD_INN, a drain connected to the node A, and a gate receiving the input signal IN.
  • the NMOS transistor NM has a drain connected to the node A, a source connected to the ground terminal VSS, and a gate receiving the input signal IN.
  • the PMOS type capacitor PMC is implemented with a PMOS transistor having a source and a drain commonly connected to the external voltage terminal VDD_EXT, and a gate connected to the output node B.
  • a bulk terminal may also be connected to the external voltage terminal VDD_EXT, or may be separated according to circumstances.
  • FIG. 3 illustrates a graph of the capacitance of the PMOS type capacitor PMC according to the formation/non-formation of the channel in the PMOS type capacitor PMC.
  • a horizontal axis represents a voltage level of the output node B
  • a vertical axis represents a capacitance of the POMS type capacitor PMC.
  • the PMOS type capacitor PMC is connected between the external voltage terminal VDD_EXT and the output node B. Therefore, the channel may or may not be formed in the PMOS type capacitor PMC according to the voltage level of the output node B.
  • the capacitance when the channel is formed is greater than the capacitance when no channel is formed. In other words, the capacitance acting as the load when the channel is formed is greater than the capacitance when no channel is formed.
  • the channel is formed in a condition of Eq. 2 below.
  • V gs is a voltage difference between the gate and the source of the PMOS type capacitor PMC
  • V t is the threshold voltage of the PMOS type capacitor PMC
  • the channel formation section changes according to the external voltage. As the external voltage increases, the channel formation section becomes long. This means that a large capacitance is maintained longer and it acts as a large-capacitance load for a longer time.
  • the large capacitance (when the channel is formed) occupies 20% of the delay time and the small capacitance (when no channel is formed) occupies 80% of the delay time when the external voltage is low
  • the large capacitance occupies 80% of the delay time and the small capacitance occupies 20% of the delay time when the external voltage is high. Consequently, the delay time increases linearly as the external voltage increases.
  • FIG. 5 illustrates a schematic circuit diagram of a delay circuit of a semiconductor device in accordance with a second embodiment of the present invention.
  • like reference numerals are used to refer to like elements throughout the drawings.
  • the delay circuit in accordance with the second embodiment of the present invention includes an inverter, a resistor R, and an NMOS type capacitor NMC.
  • the NMOS type capacitor NMC can achieve the same operation as the PMOS type capacitor PMC described in FIG. 2 .
  • the NMOS type capacitor NMC is implemented with an NMOS transistor having a gate receiving an external voltage terminal VDD_EXT, and a drain and a source commonly connected to an output node B. Likewise, a bulk terminal may be connected to the output node B, or may be separated according to circumstances.
  • a capacitance of the NMOS type capacitor NMC when a channel is formed between the drain and the source is different from a capacitance of the NMOS type capacitor NMC when no channel is formed between the drain and the source.
  • the formation/non-formation of the channel in the NMOS type capacitor NMC is determined by a relative potential difference between the two terminals of the NMOS type capacitor NMC.
  • the capacitance according to the formation/non-formation of a channel in the NMOS type capacitor NMC is equal to that illustrated in FIG. 3
  • the channel formation section according to the external voltage is equal to that illustrated in FIG. 4 .
  • the channel formation section becomes longer. That is, the large capacitance section becomes longer, thus increasing the delay time.
  • the internal voltage applied through the internal voltage terminal VDD_INN to the inverter INV is an independently fixed voltage with respect to the variation of the external voltage and has a constant voltage level so as to drive the inverter INV. Therefore, the inverter INV has a propagation delay characteristic in which the delay time is constant, regardless of the external voltage. Further, the PMOS type capacitor PMC and the NMOS type capacitor NMC have a propagation delay characteristic in which the delay time increases as the external voltage increases.
  • the voltages applied to the PMOS type capacitor PMC and the NMOS type capacitor NMC are not necessarily equal to the external voltage. In other words, any voltages can be applied to the PMOS type capacitor PMC and the NMOS type capacitor NMC only if they are dependent on the external voltage.
  • the semiconductor memory device may include a plurality of delay circuits illustrated in FIG. 2 .
  • the delay circuit of the semiconductor device can obtain the propagation delay characteristic in which the delay time increases as the external voltage increases.
  • this propagation delay characteristic is significantly advantageous to increase the delay time without additional circuits.
  • the delay circuits in accordance with the embodiments of the present invention are adapted to ensure the sensing margin time.
  • the delay circuit can obtain the propagation delay characteristic in which the delay time increases according to the variation of the external voltage.
  • the delay circuit can obtain the propagation delay characteristic in which the delay time increases according to the variation of the external voltage.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Pulse Circuits (AREA)

Abstract

A delay circuit of a semiconductor device increases its delay time as an external voltage increases. The delay circuit can also ensure a desired delay time according to an external voltage, without additional delay circuits. The delay circuit of the semiconductor device includes a first delay unit, and a second delay. The second delay unit has a propagation delay characteristic different from that of the first delay unit with respect to variation of a power supply voltage, wherein the first delay unit is supplied with a first power supply voltage independent of variation of an external voltage, and the second delay unit is supplied with a second power supply voltage dependent on the variation of the external voltage.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • The present invention claims priority to Korean patent applications numbers 10-2006-0107888 and 10-2007-0087594, filed on Nov. 2, 2006 and Aug. 30, 2007 respectively, which are incorporated by reference in its entirety.
    • BACKGROUND OF THE INVENTION
  • The present invention relates to a semiconductor device, and more particularly, to a delay circuit of a semiconductor device.
  • Generally, a semiconductor device, e.g., a double data rate synchronous dynamic random access memory (DDR SDRAM), includes a plurality of delay circuits for various purposes. The delay circuit is configured to delay an input signal by a predetermined time. The delay circuit may be implemented using logic gates, resistors, capacitors, and so on.
  • FIG. 1 illustrates a schematic circuit diagram of a conventional delay circuit. Referring to FIG. 1, the conventional delay circuit includes an inverter INV configured to receive an input signal IN, a resistor R connected between a node A, i.e., an output node of the inverter INV, and an output node B, and a capacitor C connected between the output node B and a ground terminal VSS.
  • The inverter INV includes a PMOS transistor PM and an NMOS transistor NM. The PMOS transistor PM has a source connected to an external voltage terminal VDD_EXT, a drain connected to the node A, and a gate receiving the input signal IN. The NMOS transistor NM has a drain connected to the node A, a source connected to the ground terminal VSS, and a gate receiving the input signal IN.
  • A delay time of the delay circuit is determined by resistance and capacitance of a path through which the input signal IN is transferred. The resistance of the path means a sum of an on resistance of the inverter INV driving the node A, a parasitic resistance generated due to a line on the path, and a resistance of the resistor R. The capacitance of the path means a sum of a capacitance of the line itself, a parasitic capacitance on the gates of the transistors PM and NM receiving the input signal IN, and a capacitance of the capacitor C for the intended delay.
  • Eq. 1 below shows the relationship between the delay time, the resistance and the capacitance.

  • Td∝(Ron+RL)×CL  Eq. 1
  • where Td is the delay time, Ron is the on resistance of the inverter INV, RL is a sum of the parasitic resistance of the line and the resistance of the resistor R, and CL is a sum of the capacitance of the line itself, the parasitic capacitance on the gates of the transistors, and the capacitance of the capacitor C.
  • As can be seen from Eq. 1, the delay time of the delay circuit increases when the resistance or capacitance increases, but decreases when the resistance or capacitance decreases.
  • An external voltage of the external voltage terminal VDD_EXT is applied to the inverter INV. As the external voltage increases, the on resistance of the inverter INV decreases and thus the delay time decreases. That is, the inverter INV has a propagation delay characteristic that the delay time decreases as the external voltage increases. If the voltage applied to the inverter INV is not the external voltage but an internal voltage having a predetermined voltage level, the inverter INV has a propagation delay characteristic that it has a constant delay time regardless of the external voltage. Further, since the ground terminal VSS is connected to the capacitor C, the delay circuit has a propagation delay characteristic that it has a constant delay time regardless of the external voltage.
  • In a data read/write operation, the DDR SDRAM must ensure a sensing margin time, that is, a time until an amplification operation of a bit line sense amplifier is started after a word line is activated. To ensure the sensing margin time, the delay circuit is required to have a propagation delay characteristic that the delay time increases as the external voltage increases. Therefore, an additional delay circuit must be designed according to the external voltage. Further, the sensing margin time cannot be ensured when the delay time decreases as the external voltage increases. In this case, polarity of data may be changed.
    • SUMMARY OF THE INVENTION
  • Embodiments of the present invention are directed to providing a delay circuit of a semiconductor device, in which its delay time increases as an external voltage increases.
  • Embodiments of the present invention are also directed to providing a delay circuit of a semiconductor device, which can ensure a desired delay time according to an external voltage, without additional delay circuits.
  • In one embodiment, a delay circuit of a semiconductor device includes a first delay unit, and a second delay unit having a propagation delay characteristic different from that of the first delay unit with respect to variation of a power supply voltage, wherein the first delay unit is supplied with a first power supply voltage independent of variation of an external voltage, and the second delay unit is supplied with a second power supply voltage dependent on the variation of the external voltage.
  • In another embodiment, a delay circuit of a semiconductor device includes a plurality of inverters configured to receive first and second voltages independent of variation of an external voltage, and a plurality of delay units configured to receive a third voltage dependent on the variation of the external voltage.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates a schematic circuit diagram of a conventional delay circuit.
  • FIG. 2 illustrates a schematic circuit diagram of a delay circuit of a semiconductor device in accordance with a first embodiment of the present invention.
  • FIG. 3 illustrates a graph of a capacitance according to formation/non-formation of a channel in the PMOS type capacitor described in FIG. 2.
  • FIG. 4 illustrates a graph of a capacitance according to an external voltage applied to the PMOS type capacitor described in FIG. 2.
  • FIG. 5 illustrates a schematic circuit diagram of a delay circuit of a semiconductor device in accordance with a second embodiment of the present invention.
    •  DESCRIPTION OF SPECIFIC EMBODIMENTS
  • In a delay circuit of the present invention using a plurality of delay units, different voltages are applied to a first delay unit and a second delay unit. Thus, the first delay unit has a characteristic that a delay time is independent of an external voltage, and the second delay unit has a characteristic that the delay time increase as the external voltage increases. Consequently, the delay circuit has a propagation delay characteristic in which the delay time increases as the external voltage increases.
  • Hereinafter, a delay circuit of a semiconductor device in accordance with the present invention will be described in detail with reference to the accompanying drawings.
  • FIG. 2 illustrates a schematic circuit diagram of a delay circuit of a semiconductor device in accordance with a first embodiment of the present invention.
  • Referring to FIG. 2, the delay circuit includes an inverter INV, a resistor R, and a PMOS type capacitor PMC. The inverter INV is connected between an internal voltage terminal VDD_INN and a ground terminal VSS and configured to receive an input signal IN. The resistor R is connected between a node A, i.e., an output node of the inverter INV and an output node B. The PMOS type capacitor PMC is connected between an external voltage terminal VDD_EXT and the output node B.
  • The inverter INV includes a PMOS transistor PM and an NMOS transistor NM. The PMOS transistor PM has a source connected to the internal voltage terminal VDD_INN, a drain connected to the node A, and a gate receiving the input signal IN. The NMOS transistor NM has a drain connected to the node A, a source connected to the ground terminal VSS, and a gate receiving the input signal IN.
  • The PMOS type capacitor PMC is implemented with a PMOS transistor having a source and a drain commonly connected to the external voltage terminal VDD_EXT, and a gate connected to the output node B. A bulk terminal may also be connected to the external voltage terminal VDD_EXT, or may be separated according to circumstances.
  • In the PMOS type capacitor PMC, the capacitance when a channel is formed between the source and the drain is different from the capacitance when no channel is formed between the source and the drain. The formation/non-formation of the channel in the PMOS type capacitor PMC is determined by a relative potential difference between the two terminals of the PMOS type capacitor PMC. FIG. 3 illustrates a graph of the capacitance of the PMOS type capacitor PMC according to the formation/non-formation of the channel in the PMOS type capacitor PMC. In FIG. 3, a horizontal axis represents a voltage level of the output node B, and a vertical axis represents a capacitance of the POMS type capacitor PMC.
  • Referring to FIGS. 2 and 3, the PMOS type capacitor PMC is connected between the external voltage terminal VDD_EXT and the output node B. Therefore, the channel may or may not be formed in the PMOS type capacitor PMC according to the voltage level of the output node B. As can be seen from FIG. 3, the capacitance when the channel is formed is greater than the capacitance when no channel is formed. In other words, the capacitance acting as the load when the channel is formed is greater than the capacitance when no channel is formed. The channel is formed in a condition of Eq. 2 below.

  • V gs −V t>0  Eq. 2
  • where Vgs is a voltage difference between the gate and the source of the PMOS type capacitor PMC, and Vt is the threshold voltage of the PMOS type capacitor PMC.
  • The capacitance of the PMOS type capacitor PMC according to the external voltage applied through the external voltage terminal VDD_EXT will be described below with reference to FIG. 4.
  • Referring to FIG. 4, the channel formation section changes according to the external voltage. As the external voltage increases, the channel formation section becomes long. This means that a large capacitance is maintained longer and it acts as a large-capacitance load for a longer time.
  • For example, if the large capacitance (when the channel is formed) occupies 20% of the delay time and the small capacitance (when no channel is formed) occupies 80% of the delay time when the external voltage is low, the large capacitance occupies 80% of the delay time and the small capacitance occupies 20% of the delay time when the external voltage is high. Consequently, the delay time increases linearly as the external voltage increases.
  • FIG. 5 illustrates a schematic circuit diagram of a delay circuit of a semiconductor device in accordance with a second embodiment of the present invention. For convenience, like reference numerals are used to refer to like elements throughout the drawings.
  • Referring to FIG. 5, the delay circuit in accordance with the second embodiment of the present invention includes an inverter, a resistor R, and an NMOS type capacitor NMC. The NMOS type capacitor NMC can achieve the same operation as the PMOS type capacitor PMC described in FIG. 2.
  • The NMOS type capacitor NMC is implemented with an NMOS transistor having a gate receiving an external voltage terminal VDD_EXT, and a drain and a source commonly connected to an output node B. Likewise, a bulk terminal may be connected to the output node B, or may be separated according to circumstances.
  • Like the PMOS type capacitor PMC, a capacitance of the NMOS type capacitor NMC when a channel is formed between the drain and the source is different from a capacitance of the NMOS type capacitor NMC when no channel is formed between the drain and the source. The formation/non-formation of the channel in the NMOS type capacitor NMC is determined by a relative potential difference between the two terminals of the NMOS type capacitor NMC. The capacitance according to the formation/non-formation of a channel in the NMOS type capacitor NMC is equal to that illustrated in FIG. 3, and the channel formation section according to the external voltage is equal to that illustrated in FIG. 4.
  • As the external voltage increases, the channel formation section becomes longer. That is, the large capacitance section becomes longer, thus increasing the delay time.
  • Referring to FIGS. 2 and 5, the internal voltage applied through the internal voltage terminal VDD_INN to the inverter INV is an independently fixed voltage with respect to the variation of the external voltage and has a constant voltage level so as to drive the inverter INV. Therefore, the inverter INV has a propagation delay characteristic in which the delay time is constant, regardless of the external voltage. Further, the PMOS type capacitor PMC and the NMOS type capacitor NMC have a propagation delay characteristic in which the delay time increases as the external voltage increases.
  • The voltages applied to the PMOS type capacitor PMC and the NMOS type capacitor NMC are not necessarily equal to the external voltage. In other words, any voltages can be applied to the PMOS type capacitor PMC and the NMOS type capacitor NMC only if they are dependent on the external voltage.
  • The semiconductor memory device may include a plurality of delay circuits illustrated in FIG. 2.
  • As described above, the delay circuit of the semiconductor device can obtain the propagation delay characteristic in which the delay time increases as the external voltage increases. In the circuits using a high voltage source, this propagation delay characteristic is significantly advantageous to increase the delay time without additional circuits. Particularly, the delay circuits in accordance with the embodiments of the present invention are adapted to ensure the sensing margin time.
  • In accordance with the embodiments of the present invention, the delay circuit can obtain the propagation delay characteristic in which the delay time increases according to the variation of the external voltage. By applying the delay circuit to circuits requiring the propagation delay characteristic, the more stable circuit operation can be obtained. Further, problems caused by insufficient sensing margin time can be prevented.
  • While the present invention has been described with respect to the specific embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.

Claims (25)

1. A delay circuit of a semiconductor device, comprising:
a first delay unit; and
a second delay unit having a propagation delay characteristic different from that of the first delay unit with respect to variation of a power supply voltage,
wherein the first delay unit is supplied with a first power supply voltage independent of variation of an external voltage, and the second delay unit is supplied with a second power supply voltage dependent on the variation of the external voltage.
2. The delay circuit as recited in claim 1, further comprising a third delay unit connected between the first delay unit and the second delay unit.
3. The delay circuit as recited in claim 1, wherein the first delay unit has a fixed delay time.
4. The delay circuit as recited in claim 1, wherein the second delay unit has a delay time corresponding to the second power supply voltage.
5. The delay circuit as recited in claim 1, wherein the second delay unit propagation delay characteristic includes a delay time which increases as the second power supply voltage increases.
6. The delay circuit as recited in claim 5, wherein the second delay unit includes a MOS type capacitor.
7. The delay circuit as recited in claim 6, wherein the MOS type capacitor includes a PMOS transistor having a source and a drain receiving the second power supply voltage, and a gate connected to an output node of the first delay unit.
8. The delay circuit as recited in claim 7, wherein the second power supply voltage is applied to a bulk terminal of the PMOS transistor.
9. The delay circuit as recited in claim 6, wherein the MOS type capacitor includes an NMOS transistor having a gate receiving the second power supply voltage, and a source and a drain connected to an output node of the first delay unit.
10. The delay circuit as recited in claim 9, wherein a bulk terminal of the NMOS transistor is connected to the output node of the first delay unit.
11. The delay circuit as recited in claim 1, wherein the second power supply voltage has a voltage level substantially equal to the external voltage.
12. The delay circuit as recited in claim 1, wherein the first power supply voltage is supplied to the first delay unit constantly.
13. A delay circuit of a semiconductor device, comprising:
a plurality of inverters configured to receive first and second voltages independent of variation of an external voltage; and
a plurality of delay units configured to receive a third voltage dependent on the variation of the external voltage.
14. The delay circuit as recited in claim 13, further comprising a resistor connected between the inverters and the delay units.
15. The delay circuit as recited in claim 13, wherein the inverters have a fixed delay time.
16. The delay circuit as recited in claim 13, wherein the delay units have a delay time corresponding to the third voltage.
17. The delay circuit as recited in claim 13, wherein the delay units have a propagation delay characteristic in which a delay time increases as the third voltage increases.
18. The delay circuit as recited in claim 17, wherein the delay units include a MOS type capacitor.
19. The delay circuit as recited in claim 18, wherein the MOS type capacitor includes a PMOS transistor having a source and a drain receiving the third voltage, and a gate connected to an output node of one of the inverters.
20. The delay circuit as recited in claim 19, wherein the third voltage is applied to a bulk terminal of the PMOS transistor.
21. The delay circuit as recited in claim 18, wherein the MOS type capacitor includes an NMOS transistor having a gate receiving the third voltage, and a source and a drain connected to an output node of one of the inverters.
22. The delay circuit as recited in claim 21, wherein a bulk terminal of the NMOS transistor is connected to the output node of one of the inverters.
23. The delay circuit as recited in claim 13, wherein the third voltage has a voltage level substantially equal to the external voltage.
24. The delay circuit as recited in claim 13, wherein the first voltage makes a power supply voltage of the inverters constant.
25. The delay circuit as recited in claim 13, wherein the second voltage is a ground voltage.
US11/982,019 2006-11-02 2007-11-01 Delay circuit of semiconductor device Abandoned US20080106311A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US12/875,019 US7999592B2 (en) 2006-11-02 2010-09-02 Delay circuit of semiconductor device
US13/181,425 US20110267126A1 (en) 2006-11-02 2011-07-12 Delay circuit of semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR20060107888 2006-11-02
KR2006-0107888 2006-11-02
KR1020070087594A KR100886630B1 (en) 2006-11-02 2007-08-30 Delay circuit of semiconductor device
KR2007-0087594 2007-08-30

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/875,019 Division US7999592B2 (en) 2006-11-02 2010-09-02 Delay circuit of semiconductor device

Publications (1)

Publication Number Publication Date
US20080106311A1 true US20080106311A1 (en) 2008-05-08

Family

ID=39359216

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/982,019 Abandoned US20080106311A1 (en) 2006-11-02 2007-11-01 Delay circuit of semiconductor device
US12/875,019 Active US7999592B2 (en) 2006-11-02 2010-09-02 Delay circuit of semiconductor device
US13/181,425 Abandoned US20110267126A1 (en) 2006-11-02 2011-07-12 Delay circuit of semiconductor device

Family Applications After (2)

Application Number Title Priority Date Filing Date
US12/875,019 Active US7999592B2 (en) 2006-11-02 2010-09-02 Delay circuit of semiconductor device
US13/181,425 Abandoned US20110267126A1 (en) 2006-11-02 2011-07-12 Delay circuit of semiconductor device

Country Status (2)

Country Link
US (3) US20080106311A1 (en)
KR (1) KR100886630B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100182047A1 (en) * 2009-01-19 2010-07-22 Kim Tae-Hyung Dynamic Logic Circuit Including Dynamic Standard Cell Library
GB2518279A (en) * 2013-08-15 2015-03-18 Advanced Risc Mach Ltd A memory device and method of performing access operations within such a memory device

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100929895B1 (en) * 2008-05-13 2009-12-04 (주)퓨처스코프테크놀러지 One-way delay driver of semiconductor device
KR102081394B1 (en) 2013-12-30 2020-02-26 에스케이하이닉스 주식회사 Semiconductor apparatus
TWI669964B (en) 2015-04-06 2019-08-21 日商新力股份有限公司 Solid-state imaging device, electronic device, and AD conversion device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6744303B1 (en) * 2003-02-21 2004-06-01 Sun Microsystems, Inc. Method and apparatus for tunneling leakage current compensation
US6958641B2 (en) * 2003-06-19 2005-10-25 Samsung Electronics Co., Ltd. Delay circuit with more-responsively adapting delay time
US7301830B2 (en) * 2002-03-15 2007-11-27 Nec Electronics Corporation Semiconductor memory device and semiconductor device and semiconductor memory device control method

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997005700A1 (en) * 1995-07-31 1997-02-13 International Business Machines Corporation High-precision voltage dependent timing delay circuit
JP2000011649A (en) * 1998-06-26 2000-01-14 Mitsubishi Electric Corp Semiconductor device
KR20010059450A (en) * 1999-12-30 2001-07-06 박종섭 Layout delay of semiconductor device
JP4449193B2 (en) * 2000-08-01 2010-04-14 ソニー株式会社 Delay circuit, voltage control delay circuit, voltage control oscillation circuit, delay adjustment circuit, DLL circuit and PLL circuit
US6842078B2 (en) * 2003-03-31 2005-01-11 Chartered Semiconductor Manufacturing Ltd. Ring oscillator with variable loading
KR100550632B1 (en) * 2003-04-30 2006-02-10 주식회사 하이닉스반도체 A method for sensing a bit line providing a consistent sensing margin interval regardless of variations in an external power voltage and a memory device therefor
US7212067B2 (en) * 2003-08-01 2007-05-01 Sandisk Corporation Voltage regulator with bypass for multi-voltage storage system
US7283005B2 (en) * 2004-02-10 2007-10-16 Stmicroelectronics S.R.L. Clock-pulse generator circuit
US7501884B2 (en) * 2004-06-11 2009-03-10 Taiwan Semiconductor Manufacturing Company Ltd. Capacitive circuit employing low voltage MOSFETs and method of manufacturing same
US20060104386A1 (en) * 2004-11-12 2006-05-18 U-Nav Microelectronics Corporation Quadrature voltage controlled oscillator for global positioning system frequencies
US7355435B2 (en) * 2005-02-10 2008-04-08 International Business Machines Corporation On-chip detection of power supply vulnerabilities
US7570039B1 (en) * 2005-08-04 2009-08-04 National Semiconductor Corporation Apparatus and method for control supply output voltage techniques to track battery voltage
JP4841204B2 (en) * 2005-08-31 2011-12-21 ルネサスエレクトロニクス株式会社 Semiconductor device
US8749021B2 (en) * 2006-12-26 2014-06-10 Megit Acquisition Corp. Voltage regulator integrated with semiconductor chip
US7599141B2 (en) * 2007-03-28 2009-10-06 Kabushiki Kaisha Toshiba Disk drive apparatus, electronic circuit for disk drive apparatus and powering method therefor
US20090014801A1 (en) * 2007-07-10 2009-01-15 Faraday Technology Corp. Decoupling capacitor circuit and layout for leakage current reduction and esd protection improvement
JP5104118B2 (en) * 2007-08-09 2012-12-19 富士通セミコンダクター株式会社 Internal power circuit
KR101444381B1 (en) * 2008-09-30 2014-11-03 삼성전자주식회사 Semiconductor memory device including power decoupling capacitor and processing method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7301830B2 (en) * 2002-03-15 2007-11-27 Nec Electronics Corporation Semiconductor memory device and semiconductor device and semiconductor memory device control method
US6744303B1 (en) * 2003-02-21 2004-06-01 Sun Microsystems, Inc. Method and apparatus for tunneling leakage current compensation
US6958641B2 (en) * 2003-06-19 2005-10-25 Samsung Electronics Co., Ltd. Delay circuit with more-responsively adapting delay time

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100182047A1 (en) * 2009-01-19 2010-07-22 Kim Tae-Hyung Dynamic Logic Circuit Including Dynamic Standard Cell Library
US7961010B2 (en) 2009-01-19 2011-06-14 Samsung Electronics Co., Ltd. Dynamic logic circuit including dynamic standard cell library
KR101532753B1 (en) * 2009-01-19 2015-07-02 삼성전자주식회사 Dynamic logic circuit including dynamic standard cell libray
GB2518279A (en) * 2013-08-15 2015-03-18 Advanced Risc Mach Ltd A memory device and method of performing access operations within such a memory device
US9064559B2 (en) 2013-08-15 2015-06-23 Arm Limited Memory device and method of performing access operations within such a memory device
GB2518279B (en) * 2013-08-15 2018-04-18 Advanced Risc Mach Ltd A memory device and method of performing access operations within such a memory device

Also Published As

Publication number Publication date
US20110267126A1 (en) 2011-11-03
KR100886630B1 (en) 2009-03-09
US7999592B2 (en) 2011-08-16
US20100327935A1 (en) 2010-12-30
KR20080040557A (en) 2008-05-08

Similar Documents

Publication Publication Date Title
JP2925422B2 (en) Semiconductor integrated circuit
US8120968B2 (en) High voltage word line driver
US7738306B2 (en) Method to improve the write speed for memory products
US6515461B2 (en) Voltage downconverter circuit capable of reducing current consumption while keeping response rate
US11423957B2 (en) Sense amplifier, memory and method for controlling a sense amplifier
US6373315B2 (en) Signal potential conversion circuit
US20090073744A1 (en) Semiconductor storage device
US7965569B2 (en) Semiconductor storage device
US7999592B2 (en) Delay circuit of semiconductor device
US20180350429A1 (en) Precharge circuit, and memory device and sram global counter including the same
US20060158953A1 (en) Logic circuit and word-driver circuit
US7852700B2 (en) Memory device
US7279955B2 (en) Reference voltage generating circuit
US20070080725A1 (en) Power-up signal generator of semiconductor device
US5446694A (en) Semiconductor memory device
US6741508B2 (en) Sense amplifier driver circuits configured to track changes in memory cell pass transistor characteristics
US20170148495A1 (en) Input receiver circuit
US9001610B2 (en) Semiconductor device generating internal voltage
US10541023B2 (en) Data line control circuit using write-assist data line coupling and associated data line control method
US20060202724A1 (en) Comparator circuit assembly, in particular for semiconductor components
US5274592A (en) Semiconductor integrated circuit device for high-speed transmission of data and for improving reliability of transfer transistor, applicable to DRAM with voltage-raised word lines
US9030890B2 (en) Semiconductor memory apparatus
US7839700B2 (en) Internal voltage generating circuit and semiconductor memory device using the same
US7652530B2 (en) Amplifier circuit and method of generating bias voltage in amplifier circuit
US20040120196A1 (en) Semiconductor integrated circuit device capable of shortening period required for performing data retention test

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DO, CHANG-HO;REEL/FRAME:020121/0322

Effective date: 20071029

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION