US20080054337A1 - Flash Memory Device and Method for Manufacturing the Flash Memory Device - Google Patents
Flash Memory Device and Method for Manufacturing the Flash Memory Device Download PDFInfo
- Publication number
- US20080054337A1 US20080054337A1 US11/848,610 US84861007A US2008054337A1 US 20080054337 A1 US20080054337 A1 US 20080054337A1 US 84861007 A US84861007 A US 84861007A US 2008054337 A1 US2008054337 A1 US 2008054337A1
- Authority
- US
- United States
- Prior art keywords
- layer
- reflection layer
- memory device
- flash memory
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims description 21
- 238000004519 manufacturing process Methods 0.000 title claims description 5
- 239000004065 semiconductor Substances 0.000 claims abstract description 22
- 239000000758 substrate Substances 0.000 claims abstract description 18
- 239000010410 layer Substances 0.000 claims description 68
- 239000012535 impurity Substances 0.000 claims description 14
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 13
- 229920005591 polysilicon Polymers 0.000 claims description 13
- 229920002120 photoresistant polymer Polymers 0.000 claims description 11
- 238000005468 ion implantation Methods 0.000 claims description 9
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 8
- 238000005530 etching Methods 0.000 claims description 8
- 239000006227 byproduct Substances 0.000 claims description 6
- 150000002500 ions Chemical class 0.000 claims description 5
- 229910052796 boron Inorganic materials 0.000 claims description 4
- -1 boron ions Chemical class 0.000 claims description 4
- 239000002356 single layer Substances 0.000 claims description 3
- 229910001423 beryllium ion Inorganic materials 0.000 abstract 1
- 230000015654 memory Effects 0.000 description 11
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
Definitions
- Nonvolatile memory devices include PROM (programmable ROM, EPROM (erasable PROM), and EEPROM (electrically erasable PROM).
- the floating gate series memory device implements memory characteristics using potential wells.
- ETOX EPROM tunnel oxide
- the MIS series memory device performs memory characteristics using traps existing on a dielectric bulk, a dielectric-dielectric interface and a dielectric-semiconductor interface.
- MONOS metal ONO semiconductor
- SONOS silicon ONO semiconductor
- Embodiments of the present invention provide a method of manufacturing a flash memory device. According to embodiments, details are provided for a channel impurity ion implantation process to improve the operation characteristics of a flash memory device. Certain embodiments improve operation characteristics and reliability of a NOR flash memory device.
- a flash memory device comprising: a semiconductor substrate in which a channel region is formed; an ONO (oxide-nitride-oxide) layer on the semiconductor substrate; a floating gate on the ONO layer; an anti-reflection layer on the floating gate; and a control gate on the anti-reflection layer.
- ONO oxide-nitride-oxide
- FIGS. 1 to 5 are cross-sectional views showing a method of manufacturing a flash memory device according to an embodiment of the present invention
- FIG. 6 is a graph showing experimental data results of an impurity ion implantation process of forming a channel region according to embodiments of the present invention.
- FIG. 7 is a photograph after forming an anti-reflection layer and a by-product thereof on a floating gate.
- FIG. 8 is a photograph after both a floating gate and a control gate are formed.
- FIGS. 1 to 5 are cross-sectional views showing a method of manufacturing a flash memory device according to an embodiment of the present invention.
- a first photoresist 110 can be coated on a semiconductor substrate 100 except for the region in which a gate stack is to be formed, and an impurity ion implantation process can be performed using the first photoresist 110 as an ion implantation mask in order to form a channel region 130 in the semiconductor substrate 100 .
- the ion implantation process can be performed based on experimental data using various samples in order to improve device characteristics by inhibiting channel depletion of the flash memory device.
- FIG. 6 is a graph showing experimental data results of an impurity ion implantation process of forming the channel region according to embodiments of the present invention.
- FIG. 6 shows breakdown simulation results according to impurity ion doping for forming the channel region.
- impurity ion doping dose for forming the channel region 130 should be at least 3.0 ⁇ 10 13 /cm 2 in order to obtain at least 5V representing a desired level of breakdown voltage in the device.
- boron ions are used as impurities for forming the channel region 130 .
- the boron ions can be implanted with a dose of 3.0 ⁇ 10 13 /cm 2 to 4.0 ⁇ 10 13 /cm 2 . Accordingly, the operation characteristics of a flash memory device manufactured through this ion implantation and subsequent processes can be improved.
- an isolation layer is formed in the semiconductor substrate 100 in order to define an active region.
- the isolation layer is formed through an STI (shallow trench isolation) process.
- an ONO (oxide-nitride-oxide) layer 140 after removing the first photoresist 110 , an ONO (oxide-nitride-oxide) layer 140 , a first polysilicon layer 150 and an anti-reflection layer 160 can be sequentially formed on the semiconductor substrate 100 .
- ONO oxide-nitride-oxide
- the ONO layer 140 can be formed by sequentially forming a first oxide layer, a nitride layer and a second oxide layer on the semiconductor substrate 100 . In one embodiment, the ONO layer 140 can be selectively etched to remain on a portion of the substrate 100 above the upper portion of the channel region 130 .
- the first oxide layer can have a thickness of 10 ⁇ to 50 ⁇ formed by a thermal oxidation process
- the nitride layer can have a thickness of 50 ⁇ to 160 ⁇ formed by a CVD (chemical vapor deposition) process
- the second oxide layer can have a thickness of 10 ⁇ to 80 ⁇ formed by a CVD process.
- the anti-reflection layer 160 After depositing the first polysilicon layer 150 on the ONO layer 140 , the anti-reflection layer 160 having a predetermined thickness can be formed on the first polysilicon layer 150 .
- the anti-reflection layer 160 may include a single layer of Ti or TiN, or a multi-layer of Ti and TiN.
- the Ti may have a thickness of 50 ⁇ to 200 ⁇ and the TiN may have a thickness of 200 ⁇ to 500 ⁇ .
- a second photoresist 170 can be formed on the anti-reflection layer 160 for forming a gate stack.
- the anti-reflection layer 160 can be etched using the second photoresist 170 as an etching mask. As a result of the etching, a by-product of the anti-reflection layer 160 remains with the anti-reflection layer 160 on the first polysilicon layer 150 as shown in the figure.
- the anti-reflection layer 160 is etched through the etching process, the by-product of the anti-reflection layer 160 partially remains on the sidewalls thereof. Thus, the anti-reflection layer 160 becomes wider than the pattern length of the second photoresist 170 .
- the first polysilicon layer 150 is etched to form a gate stack.
- the first polysilicon layer 150 can be etched using the anti-reflection layer 160 as a mask, thereby forming a floating gate 151 under the anti-reflection layer 160 .
- the ONO layer 140 can be etched to remain on the upper portion of the channel region 130 by a desired width.
- a second polysilicon layer can be formed on the floating gate 151 , and can be etched to form a control gate 180 .
- an oxide layer 190 can be deposited on the control gate 180 and etched to form oxide layer 190 that covers the gate stack including the control gate 180 and the floating gate 151 .
- the process of forming an impurity region with an LDD structure including shallow impurity and deep impurity regions in the semiconductor substrate 100 can then be performed using a related art method so detailed description thereof will be omitted.
- FIGS. 7 and 8 show SEM photographs of a flash memory device manufactured using the method as described above.
- FIG. 7 is a plan view photograph after forming the anti-reflection layer and the by-product thereof on the floating gate according to an embodiment of the present invention
- FIG. 8 is a photograph after both the floating gate and the control gate are formed according to an embodiment of the present invention.
- any reference in this specification to “one embodiment,” “an embodiment,” “example embodiment,” etc. means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention.
- the appearances of such phrases in various places in the specification are not necessarily all referring to the same embodiment.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
Disclosed is a flash memory device comprising a semiconductor substrate in which a channel region is formed, an ONO (oxide-nitride-oxide) layer on the semiconductor substrate, a floating gate on the ONO layer, an anti-reflection layer on the floating gate; and a control gate on the anti-reflection layer. The channel region can be ion implanted before forming the floating gate.
Description
- The present application claims the benefit under 35 U.S.C. §119 of Korean Patent Application No. 10-2006-0083804, filed Aug. 31, 2006, which is hereby incorporated by reference in its entirety.
- Generally, semiconductor memory devices can be classified into volatile memories and nonvolatile memories. Most of the volatile memories are RAMs (random access memories), such as DRAMs (dynamic random access memories) and SRAMs (static random access memories), which enable data input and storage when power is supplied. However, if the power is cut off, data stored in the memory disappears and is gone.
- On the other hand, most of the nonvolatile memories are ROMs (read only memories) and are characterized in the capability of storing data without requiring power to be supplied.
- Nonvolatile memory devices include PROM (programmable ROM, EPROM (erasable PROM), and EEPROM (electrically erasable PROM).
- According to an aspect of the process technologies, the nonvolatile memory devices may be classified as a floating gate series or a MIS (metal insulator semiconductor) series having at least two kinds of dielectric layers that are doubly or triply stacked therein.
- The floating gate series memory device implements memory characteristics using potential wells. For example, an ETOX (EPROM tunnel oxide) structure is the most common floating gate series memory device applied to the current flash EEPROM.
- The MIS series memory device performs memory characteristics using traps existing on a dielectric bulk, a dielectric-dielectric interface and a dielectric-semiconductor interface.
- At the present time, MONOS (metal ONO semiconductor) and SONOS (silicon ONO semiconductor) structures are the most common MIS series memory devices applied to the flash EEPROM.
- In the related flash memory devices, impurities of a source/drain region become diffused into a channel region to shorten channel length, so SCE (short channel effect) occurs. Thus, the characteristics of the flash memory devices may deteriorate.
- Embodiments of the present invention provide a method of manufacturing a flash memory device. According to embodiments, details are provided for a channel impurity ion implantation process to improve the operation characteristics of a flash memory device. Certain embodiments improve operation characteristics and reliability of a NOR flash memory device.
- In an embodiment, there is provided a flash memory device comprising: a semiconductor substrate in which a channel region is formed; an ONO (oxide-nitride-oxide) layer on the semiconductor substrate; a floating gate on the ONO layer; an anti-reflection layer on the floating gate; and a control gate on the anti-reflection layer.
-
FIGS. 1 to 5 are cross-sectional views showing a method of manufacturing a flash memory device according to an embodiment of the present invention; -
FIG. 6 is a graph showing experimental data results of an impurity ion implantation process of forming a channel region according to embodiments of the present invention; -
FIG. 7 is a photograph after forming an anti-reflection layer and a by-product thereof on a floating gate; and -
FIG. 8 is a photograph after both a floating gate and a control gate are formed. -
FIGS. 1 to 5 are cross-sectional views showing a method of manufacturing a flash memory device according to an embodiment of the present invention. - Referring to
FIG. 1 , afirst photoresist 110 can be coated on asemiconductor substrate 100 except for the region in which a gate stack is to be formed, and an impurity ion implantation process can be performed using thefirst photoresist 110 as an ion implantation mask in order to form achannel region 130 in thesemiconductor substrate 100. - In particular, the ion implantation process can be performed based on experimental data using various samples in order to improve device characteristics by inhibiting channel depletion of the flash memory device.
- This will be described in detail below with reference to
FIG. 6 . -
FIG. 6 is a graph showing experimental data results of an impurity ion implantation process of forming the channel region according to embodiments of the present invention. - That is,
FIG. 6 shows breakdown simulation results according to impurity ion doping for forming the channel region. It should be noted that impurity ion doping dose for forming thechannel region 130 should be at least 3.0×1013/cm2 in order to obtain at least 5V representing a desired level of breakdown voltage in the device. - In an embodiment, boron ions are used as impurities for forming the
channel region 130. The boron ions can be implanted with a dose of 3.0×1013/cm2 to 4.0×1013/cm2. Accordingly, the operation characteristics of a flash memory device manufactured through this ion implantation and subsequent processes can be improved. - Although not shown, an isolation layer is formed in the
semiconductor substrate 100 in order to define an active region. In one embodiment, the isolation layer is formed through an STI (shallow trench isolation) process. - Referring to
FIG. 2 , after forming thechannel region 130 in thesemiconductor substrate 100, thefirst photoresist 110 is removed and then a process is performed to form a floating gate. - In an embodiment, after removing the
first photoresist 110, an ONO (oxide-nitride-oxide)layer 140, afirst polysilicon layer 150 and ananti-reflection layer 160 can be sequentially formed on thesemiconductor substrate 100. - The
ONO layer 140 can be formed by sequentially forming a first oxide layer, a nitride layer and a second oxide layer on thesemiconductor substrate 100. In one embodiment, theONO layer 140 can be selectively etched to remain on a portion of thesubstrate 100 above the upper portion of thechannel region 130. - According to an embodiment the first oxide layer can have a thickness of 10 Å to 50 Å formed by a thermal oxidation process, the nitride layer can have a thickness of 50 Å to 160 Å formed by a CVD (chemical vapor deposition) process, and the second oxide layer can have a thickness of 10 Å to 80 Å formed by a CVD process.
- After depositing the
first polysilicon layer 150 on theONO layer 140, theanti-reflection layer 160 having a predetermined thickness can be formed on thefirst polysilicon layer 150. - The
anti-reflection layer 160 may include a single layer of Ti or TiN, or a multi-layer of Ti and TiN. In an embodiment incorporating a multi-layer of Ti and TiN, the Ti may have a thickness of 50 Å to 200 Å and the TiN may have a thickness of 200 Å to 500 Å. - After forming the
anti-reflection layer 160, asecond photoresist 170 can be formed on theanti-reflection layer 160 for forming a gate stack. - Referring to
FIG. 3 , theanti-reflection layer 160 can be etched using thesecond photoresist 170 as an etching mask. As a result of the etching, a by-product of theanti-reflection layer 160 remains with theanti-reflection layer 160 on thefirst polysilicon layer 150 as shown in the figure. - In particular, as the
anti-reflection layer 160 is etched through the etching process, the by-product of theanti-reflection layer 160 partially remains on the sidewalls thereof. Thus, theanti-reflection layer 160 becomes wider than the pattern length of thesecond photoresist 170. - Referring to
FIG. 4 , after etching theanti-reflection layer 160, thefirst polysilicon layer 150 is etched to form a gate stack. - In detail, the
first polysilicon layer 150 can be etched using theanti-reflection layer 160 as a mask, thereby forming afloating gate 151 under theanti-reflection layer 160. TheONO layer 140 can be etched to remain on the upper portion of thechannel region 130 by a desired width. - Referring to
FIG. 5 , a second polysilicon layer can be formed on thefloating gate 151, and can be etched to form acontrol gate 180. - Then, an
oxide layer 190 can be deposited on thecontrol gate 180 and etched to formoxide layer 190 that covers the gate stack including thecontrol gate 180 and thefloating gate 151. - In embodiments of the present invention, the process of forming an impurity region with an LDD structure including shallow impurity and deep impurity regions in the
semiconductor substrate 100 can then be performed using a related art method so detailed description thereof will be omitted. -
FIGS. 7 and 8 show SEM photographs of a flash memory device manufactured using the method as described above. -
FIG. 7 is a plan view photograph after forming the anti-reflection layer and the by-product thereof on the floating gate according to an embodiment of the present invention, andFIG. 8 is a photograph after both the floating gate and the control gate are formed according to an embodiment of the present invention. - According to the embodiments as described above, details of a channel impurity ion implantation process are provided to improve the operation characteristics of a flash memory device. In addition, the operation performance of the flash memory device can be improved.
- Any reference in this specification to “one embodiment,” “an embodiment,” “example embodiment,” etc., means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of such phrases in various places in the specification are not necessarily all referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with any embodiment, it is submitted that it is within the purview of one skilled in the art to effect such feature, structure, or characteristic in connection with other ones of the embodiments.
- Although embodiments have been described with reference to a number of illustrative embodiments thereof, it should be understood that numerous other modifications and embodiments can be devised by those skilled in the art that will fall within the spirit and scope of the principles of this disclosure. More particularly, various variations and modifications are possible in the component parts and/or arrangements of the subject combination arrangement within the scope of the disclosure, the drawings and the appended claims. In addition to variations and modifications in the component parts and/or arrangements, alternative uses will also be apparent to those skilled in the art.
Claims (7)
1. A flash memory device, comprising:
a semiconductor substrate comprising an ion implanted channel region;
an ONO (oxide-nitride-oxide) layer on the semiconductor substrate above the channel region;
a floating gate on the ONO layer;
an anti-reflection layer on the floating gate; and
a control gate on the anti-reflection layer.
2. The flash memory device according to claim 1 , wherein the channel region is implanted with boron ions at a dose of 3.0×1013/cm2 to 4.0×1013/cm2.
3. The flash memory device according to claim 1 , wherein the anti-reflection layer comprises a single layer of Ti or TiN or a multi-layer of Ti and TiN.
4. A method of manufacturing a flash memory device, comprising:
forming a photoresist pattern on a semiconductor substrate for forming a channel region;
implanting impurity ions into the semiconductor substrate using the photoresist pattern as an ion implantation mask to form the channel region;
forming an ONO (oxide-nitride-oxide) layer, a first polysilicon layer, and an anti-reflection layer on the semiconductor substrate having the channel region;
forming a gate stack by etching the anti-reflection layer and the first polysilicon layer; and
forming a second polysilicon layer on the first polysilicon layer.
5. The method according to claim 4 , wherein implanting impurity ions into the semiconductor substrate comprises implanting boron ions at a dose of 3.0×1013/cm2 to 4.0×1013/cm2.
6. The method according to claim 4 , wherein forming the gate stack by etching the anti-reflection layer and the first polysilicon layer comprises:
forming a second photoresist pattern on the anti-reflection layer;
etching the anti-reflection layer using the second photoresist pattern as an etch mask, whereby a by-product of the anti-reflection layer partially remains on sidewalls of the etched anti-reflection layer; and
etching the first polysilicon layer using the etched anti-reflection layer having a by-product remaining on its sidewalls as an etch mask.
7. The method according to claim 4 , wherein the anti-reflection layer comprises a single layer of Ti or TiN or a multi-layer of Ti and TiN.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2006-0083804 | 2006-08-31 | ||
KR1020060083804A KR100806039B1 (en) | 2006-08-31 | 2006-08-31 | Flash memory device and method for manufacturing the flash memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080054337A1 true US20080054337A1 (en) | 2008-03-06 |
Family
ID=39150274
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/848,610 Abandoned US20080054337A1 (en) | 2006-08-31 | 2007-08-31 | Flash Memory Device and Method for Manufacturing the Flash Memory Device |
Country Status (2)
Country | Link |
---|---|
US (1) | US20080054337A1 (en) |
KR (1) | KR100806039B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102446719A (en) * | 2011-09-08 | 2012-05-09 | 上海华力微电子有限公司 | Method for increasing writing speed of floating body dynamic random access memory |
US20140030860A1 (en) * | 2012-07-24 | 2014-01-30 | Eon Silicon Solution, Inc. | Manufacturing method of tunnel oxide of nor flash memory |
CN111323443A (en) * | 2020-03-04 | 2020-06-23 | 武汉新芯集成电路制造有限公司 | SONO etching sample preparation and detection method |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060255396A1 (en) * | 2005-04-28 | 2006-11-16 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory and manufacturing method for the same |
US7414889B2 (en) * | 2006-05-23 | 2008-08-19 | Macronix International Co., Ltd. | Structure and method of sub-gate and architectures employing bandgap engineered SONOS devices |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3878681B2 (en) * | 1995-06-15 | 2007-02-07 | 株式会社ルネサステクノロジ | Nonvolatile semiconductor memory device |
US20020106852A1 (en) * | 2000-10-30 | 2002-08-08 | Yue-Song He | Lowered channel doping with source side boron implant for deep sub 0.18 micron flash memory cell |
JP2005197624A (en) | 2004-01-09 | 2005-07-21 | Genusion:Kk | Nonvolatile storage |
-
2006
- 2006-08-31 KR KR1020060083804A patent/KR100806039B1/en not_active IP Right Cessation
-
2007
- 2007-08-31 US US11/848,610 patent/US20080054337A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060255396A1 (en) * | 2005-04-28 | 2006-11-16 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory and manufacturing method for the same |
US7414889B2 (en) * | 2006-05-23 | 2008-08-19 | Macronix International Co., Ltd. | Structure and method of sub-gate and architectures employing bandgap engineered SONOS devices |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102446719A (en) * | 2011-09-08 | 2012-05-09 | 上海华力微电子有限公司 | Method for increasing writing speed of floating body dynamic random access memory |
US20140030860A1 (en) * | 2012-07-24 | 2014-01-30 | Eon Silicon Solution, Inc. | Manufacturing method of tunnel oxide of nor flash memory |
CN111323443A (en) * | 2020-03-04 | 2020-06-23 | 武汉新芯集成电路制造有限公司 | SONO etching sample preparation and detection method |
Also Published As
Publication number | Publication date |
---|---|
KR100806039B1 (en) | 2008-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6486028B1 (en) | Method of fabricating a nitride read-only-memory cell vertical structure | |
US6538292B2 (en) | Twin bit cell flash memory device | |
WO2006007080A2 (en) | Method of forming a nanocluster charge storage device | |
US20020132416A1 (en) | Semiconductor device and method of manufacturing the same | |
US9905429B2 (en) | Semiconductor device and a manufacturing method thereof | |
US7514744B2 (en) | Semiconductor device including carrier accumulation layers | |
US9412748B2 (en) | Method of manufacturing semiconductor device having an implanting from a second direction inclined relative to a first direction | |
KR100586647B1 (en) | Flash Memory Device And Method For Manufacturing The Same | |
US8072019B2 (en) | Flash memory and manufacturing method of the same | |
US7741179B2 (en) | Method of manufacturing flash semiconductor device | |
US8445351B2 (en) | Floating-gate nonvolatile semiconductor memory device and method of making | |
US7582527B2 (en) | Method for fabricating semiconductor device | |
US20080054337A1 (en) | Flash Memory Device and Method for Manufacturing the Flash Memory Device | |
US20040062076A1 (en) | Flash memory structure and method of fabrication | |
KR100604532B1 (en) | Method for fabricating of non-volatile memory device | |
KR20080084188A (en) | Nonvolatile memory device and method of manufacturing nonvolatile memory device | |
KR100546736B1 (en) | Method for fabricating semiconductor device | |
KR100602937B1 (en) | Method for fabricating of non-volatile memory device | |
KR100573272B1 (en) | Method for fabricating semiconductor device | |
KR100472009B1 (en) | Non-volatile memory and fabrication method thereof | |
CN118019340A (en) | SONOS memory manufacturing method | |
US8729635B2 (en) | Semiconductor device having a high stress material layer | |
KR100472008B1 (en) | Non-volatile memory and fabrication method thereof | |
KR20090044411A (en) | Method of fabricating a charge trap device | |
KR101051806B1 (en) | Cell manufacturing method of nonvolatile memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: DONGBU HITEK CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KWAK, CHEOL SANG;REEL/FRAME:020457/0536 Effective date: 20070809 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |