US20080023778A1 - Fully Silicided Gate Electrodes and Method of Making the Same - Google Patents
Fully Silicided Gate Electrodes and Method of Making the Same Download PDFInfo
- Publication number
- US20080023778A1 US20080023778A1 US11/830,312 US83031207A US2008023778A1 US 20080023778 A1 US20080023778 A1 US 20080023778A1 US 83031207 A US83031207 A US 83031207A US 2008023778 A1 US2008023778 A1 US 2008023778A1
- Authority
- US
- United States
- Prior art keywords
- fusi
- gate
- gate electrode
- type
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 63
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 48
- 239000010703 silicon Substances 0.000 claims abstract description 47
- 229910052751 metal Inorganic materials 0.000 claims abstract description 35
- 239000002184 metal Substances 0.000 claims abstract description 35
- 239000004065 semiconductor Substances 0.000 claims description 34
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 13
- 229910052759 nickel Inorganic materials 0.000 claims description 6
- 239000000377 silicon dioxide Substances 0.000 claims description 6
- 229910052719 titanium Inorganic materials 0.000 claims description 6
- 235000012239 silicon dioxide Nutrition 0.000 claims description 4
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 2
- 239000003989 dielectric material Substances 0.000 claims 1
- 238000000034 method Methods 0.000 abstract description 59
- 230000015572 biosynthetic process Effects 0.000 abstract description 14
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract description 11
- 229920005591 polysilicon Polymers 0.000 abstract description 11
- 230000005669 field effect Effects 0.000 abstract 1
- 239000000758 substrate Substances 0.000 description 24
- 238000000137 annealing Methods 0.000 description 23
- 125000006850 spacer group Chemical group 0.000 description 9
- 238000005530 etching Methods 0.000 description 8
- 230000000873 masking effect Effects 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- 230000001681 protective effect Effects 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 238000009792 diffusion process Methods 0.000 description 6
- 238000005468 ion implantation Methods 0.000 description 6
- 239000000654 additive Substances 0.000 description 5
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 4
- 238000005275 alloying Methods 0.000 description 4
- 230000003247 decreasing effect Effects 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 229910021332 silicide Inorganic materials 0.000 description 4
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 238000004151 rapid thermal annealing Methods 0.000 description 3
- 229910052691 Erbium Inorganic materials 0.000 description 2
- 229910052769 Ytterbium Inorganic materials 0.000 description 2
- 230000000996 additive effect Effects 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000005224 laser annealing Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 229910052684 Cerium Inorganic materials 0.000 description 1
- 229910052692 Dysprosium Inorganic materials 0.000 description 1
- 229910052693 Europium Inorganic materials 0.000 description 1
- 229910052688 Gadolinium Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000927 Ge alloy Inorganic materials 0.000 description 1
- 229910052689 Holmium Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- 229910052779 Neodymium Inorganic materials 0.000 description 1
- 229910052777 Praseodymium Inorganic materials 0.000 description 1
- 229910052772 Samarium Inorganic materials 0.000 description 1
- 229910000676 Si alloy Inorganic materials 0.000 description 1
- 229910003811 SiGeC Inorganic materials 0.000 description 1
- 229910052771 Terbium Inorganic materials 0.000 description 1
- 229910052775 Thulium Inorganic materials 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000005234 chemical deposition Methods 0.000 description 1
- 238000000224 chemical solution deposition Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910052748 manganese Inorganic materials 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 229910052758 niobium Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 238000002256 photodeposition Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- 229910052702 rhenium Inorganic materials 0.000 description 1
- 229910052703 rhodium Inorganic materials 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229910052706 scandium Inorganic materials 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 229910052720 vanadium Inorganic materials 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28097—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a metallic silicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28052—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823835—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
- H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
- H01L29/4941—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a barrier layer between the silicon and the metal or metal silicide upper layer, e.g. Silicide/TiN/Polysilicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
- H01L29/4975—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2 being a silicide layer, e.g. TiSi2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
Abstract
Description
- The present invention relates to manufacture of semiconductor devices. In particular, it relates to method of making fully silicided gate electrodes for field-effect-transistors.
- It is well known in the art that polysilicon may be used as gate electrode in semiconductor devices such as, for example, field-effect-transistors (FETs) and in particular complementary metal-oxide-semiconductor field-effect-transistors (CMOS-FETs). On the other hand, with the continuing scaling down in dimensions of semiconductor devices, other types of gate electrodes such as, for example, metal and/or fully silicided (FUSI) gate electrodes are being used to replace the conventional polysilicon gate electrodes. Metal and/or FUSI gate electrodes may reduce and/or prevent depletion of charges, commonly known as poly-depletion, associated with polysilicon gate electrode. Occurring in the vicinity of an interface between a polysilicon gate electrode and a gate dielectric, poly-depletion may lead to less induced charges in the channel region of a FET device causing lower current and degraded performance. Compared with using polysilicon gate electrodes, the use of metal and/or FUSI gate electrodes may reduce an effective thickness of the gate dielectric, and thus increase the capacitance associated with the gate, or gate capacitance. The increase in gate capacitance effectively increases the amount of induced charges in the channel region of the FET device, which translates to higher drive currents and transistor performance.
- On the other hand, there are situations where it may be difficult to use metal gate electrodes in certain device areas having devices with multiple threshold voltages. Metal gate and/or FUSI gate electrodes tend to have workfunctions near the mid-gap of silicon. Workfunctions near the mid-gap of silicon lead to higher than desirable threshold voltages. The standard way to reduce threshold voltage is to decrease the channel doping of the device; however, this leads to degraded short channel control. The net result is that metal gate electrodes with workfunctions near the mid-gap of silicon do not have a device design point for FETs with a low threshold voltage.
- It is also known in the art that when FUSI is performed on a highly doped n+ polysilicon of a FET gate (nFET), the resultant FUSI gate electrode may have a workfunction value that is operational. However, performing FUSI on a FET gate with highly doped p+ polysilicon (pFET) may not necessarily create a workfunction value that is compatible or desirable for the intended devices.
- For instance, with some state of the art FET devices, the magnitude of threshold voltages with highly doped n+ polysilicon electrodes may range from, for example, 0.15V-0.55 V depending upon the type of technology used. A threshold voltage is known to determine when a CMOS-FET turns on and/or off. Lower magnitudes of threshold voltage may create a FET with higher current and high power consumption while higher magnitudes of threshold voltage may result in a FET with lower current and lower power consumption. For example, magnitude of threshold voltage for a high performance device may be as low as 0.15V while for low power devices the threshold voltage may be as high as 0.55V. In general, multiple-threshold voltages are needed in semiconductor technology to provide flexibility in design for low-power, high-performance, and mixed-signal applications.
- Applying FUSI using known methods may increase the magnitude of threshold voltage by around 250 mV to 500 mV due to changes in the workfunction of the gate electrode. This increase in threshold is often not desirable for FET devices that require low magnitudes of threshold voltage to achieve high performance. It is possible to apply FUSI to a FET device while maintaining a desired magnitude of threshold voltage by, for example, decreasing a doping concentration in a channel region of the substrate. This is because decreasing the channel doping may decrease the magnitude of the threshold voltage, countering the increase due to the application of FUSI. Nevertheless, decreasing the channel doping to a critical level may create a FET that does not function properly. If the substrate doping is too low then the source/drain regions may form a short circuit that may no longer be controllable by the gate electrode. This could lead to a FET that cannot be turned off and thus becomes useless. Specifically, FETs with already low magnitudes of threshold voltages (0.15V-0.25V) are not compatible with current state of the art FUSI. Using FUSI gate electrodes on these devices would result in FETs that cannot be turned off due to the reduction of substrate doping required in order to achieve the desired low magnitude of threshold voltage. However, FETs that have threshold voltages in the 0.3V-0.55V range are compatible with FUSI gate electrodes because the substrate doping is relatively high for these FETs when polysilicon gate electrodes are used. Using FUSI gate electrodes on FETs with threshold voltages in the range of 0.3V-0.55V may be achieved by decreasing the substrate doping to account for the 250 mV-500 mV increase caused by the change in FUSI gate electrode workfunction.
- The present invention will be understood and appreciated more fully from the following detailed description of the invention, taken in conjunction with the accompanying drawings of which:
-
FIGS. 1-8 are simplified illustrations of methods of selectively forming fully silicided gate electrodes according to various embodiments of the invention. - It will be appreciated that for simplicity and clarity of illustration, elements shown in the drawings have not necessarily been drawn to scale. For example, the dimensions of some of the elements may be exaggerated relative to other elements for clarity.
- There is a need to form fully silicided gate electrodes selectively on a semiconductor device. The present invention provides a method of forming fully silicided (FUSI) gate electrodes in selected device regions of an integrated circuit. For example, the present invention may enable FUSI gate electrodes be selectively formed on FET gate devices that require threshold voltages of a workfunction in 0.3V-0.5V range, where FUSI induced increase in threshold voltage may be accommodated by reduction in doping density of the substrate, while avoiding formation of FUSI gate electrode in other devices where FUSI is not desirable due to, for example, already low threshold voltage. In addition, the present invention forms FUSI gate electrodes during a source/drain silicidation process. The use of FUSI gate electrode may possibly reduce or eliminate the gate depletion and therefore increases the current drive of transistors.
- One embodiment of the invention provides a method for selectively forming fully silicided (FUSI) gate electrode on gate dielectric. The method includes forming first and second sets of gate devices on a substrate; covering one or more of the first set of gate devices with a protective masking layer; removing selectively a Ge-containing silicon layer in a gate stack of one or more of the second set of gate devices to expose a silicon layer formed directly on top of a gate dielectric layer; removing the protective masking layer on the one or more first set of gate devices; covering the first and second sets of gate devices, including the exposed silicon layer, with a metal-containing layer; and annealing the first and second sets of gate devices to form selectively FUSI gate electrode directly on top of the gate dielectric layer of the one or more second set of gate devices.
- According to one embodiment, the annealing includes subjecting the first and second sets of gate devices to a high temperature environment of about 400° C. to about 900° C., preferably from about 420° C. to about 700° C., a gas ambient including He, Ar, or N2, and to a process of rapid thermal annealing, spike annealing, or laser annealing in a time period from about 1 second to about 120 seconds. The silicon layer forming the FUSI gate electrode has a thickness in the range from about 10 nm to about 50 nm, and preferably between about 15 nm and about 30 nm.
- According to another embodiment, the annealing also includes siliciding the source/drain regions of the first and second sets of gate devices, and at most a portion of a Ge-containing silicon layer in a gate stack of the one or more first set of gate devices.
- Another embodiment of the invention provides a method for forming (FUSI) gate electrode for one or more n-type FETs (field-effect-transistors) on a semiconductor substrate, the semiconductor substrate includes one or more p-type FETs. The method includes covering the one or more p-type FETs with a protective masking layer; removing a Ge-containing silicon layer in a gate stack of the one or more n-type FETs to expose a silicon layer formed directly on top of a gate dielectric layer of the one or more n-type FETs; removing the protective masking layer on the one or more p-type FETs; covering the one or more p-type and n-type FETs, including the exposed silicon layer of the one or more n-type FETs, with a metal-containing layer; and annealing the one or more p-type and n-type FETs to form selectively the FUSI gate electrode directly on top of the gate dielectric layer of the one or more n-type FETs.
- Yet, another embodiment of the invention provides a semiconductor device that includes one or more p-type field-effect-transistors (FETs) and one or more n-type FETs, wherein at least one of the n-type FETs includes a fully silicided (FUSI) gate electrode formed directly on top of a gate dielectric, the FUSI gate electrode having a thickness in the range between about 10 nm and about 50 nm, and wherein the one or more p-type FETs includes at most partially silicided gate electrode.
- In the following detailed description, numerous specific details are set forth, such as particular structures, components, materials, dimensions, processing steps and/or techniques, in order to provide a thorough understanding of the present invention. However, it will be appreciated by a person of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known structures and/or processing steps may not have been described in detail in order to avoid obscuring the description of the invention.
- The present invention provides a method of forming fully silicided (FUSI) gate electrodes in selected device regions of an integrated circuit. For example, the present invention may enable FUSI gate electrodes be selectively formed on FET gate devices that require threshold voltages in the 0.3V-0.5V range, where FUSI induced increase in threshold voltage may be accommodated by reduction in doping density of the substrate, while avoiding formation of FUSI gate electrode in other devices where FUSI is not desirable due to, for example, much lower threshold voltage. In addition, the present invention forms FUSI gate electrodes during a source/drain silicidation process. The use of FUSI gate electrode may possibly reduce or eliminate gate depletion and thus increases the drive current of transistors such as field-effect-transistors (FETs).
-
FIG. 1 is a simplified illustration of a method of selectively forming fully silicided gate electrodes according to one embodiment of the invention. Asemiconductor substrate 100 may be provided that may include two device regions such as, for example,device regions device regions device region 111 to form a region of substrate thereon a p-type FET (pFET) device, which uses holes as charge carriers, may be formed or produced. Similarly, an n+ type dopant may be implanted indevice region 112 to form a region of substrate thereon an n-type FET (nFET) device, which uses electrons as charge carriers, may be formed or produced. - According to one embodiment of the invention, full silicidation (FUSI) of gate electrodes may be performed or conducted selectively on certain types of devices. For example, FUSI may be performed on an nFET device, which is to be formed in
device region 112, but not on a pFET device, which is to be formed indevice region 111, as described below in detail with reference toFIGS. 4-8 . It will be appreciated by a person skilled in the art that inFIG. 1 ,device regions 112 and 111 (one to perform FUSI and the other not) are for illustration purpose, and the present invention may be selectively applied to any device or device region(s). For example, FUSI may be performed indevice region 111 but not indevice region 112. In addition,device region 111 may be a region where nFET device(s) may be formed, instead of pFET device(s), anddevice region 112 may be a region where pFET device(s) may be formed, instead of nFET device(s). - Materials of
substrate 100 may include any types of semiconductors such as, for example, Si, SiGe, SiGeC, SiC, Ge alloys, GaAs, InAs, InP and other III/V or II/VI compound semiconductors.Substrate 100 may also include layered semiconductors such as, for example, Si/SiGe, Si/SiC, silicon-on-insulators (SOIs) or silicon germanium-on-insulators (SGOIs).Substrate 100 may be doped, undoped or contain both doped and undoped regions therein, and may be strained, unstrained or contain both strained and unstrained regions therein. Furthermore,substrate 100 may have a single crystal orientation or may be a hybrid semiconductor substrate having different crystal orientations. - According to one embodiment,
device regions substrate 100. For example,STI regions device regions STI regions STI regions substrate 100, subsequently fill the openings with trench dielectric, for example oxide, through a chemical vapor deposition (CVD) process, and then planarize the surface ofsubstrate 100 through for example a chemical mechanical planarization (CMP) process. -
FIG. 2 is a simplified illustration of a method of selectively forming fully silicided gate electrodes according to another embodiment of the invention. Following the formation ofSTI regions FIG. 1 , a layer of gate dielectric 211 may be formed on top ofsubstrate 100 that coversdevice regions Gate dielectric 211 may be formed following well-known processes such as oxidation, CVD and/or plasma-assisted CVD, atomic layer and/or pulsed deposition (ALD or ALPD), evaporation, reactive sputtering, chemical deposition or other like processes and/or combinations thereof. -
Gate dielectric 211 may be formed to have a thickness ranging from 1 to 3 nanometers (nm). Although a thickness ofgate dielectric 211 around 1 nm is typical and/or more preferred, the invention is not limited in this respect and other thickness may be used. Materials of gate dielectric 211 may include, for example, silicon dioxide SiO2, silicon oxynitride SiON, HfO2, HfSiON and other materials that may be suitable for the gate as they are known in the art. - According to one embodiment, a thin layer of
silicon 212 may be subsequently formed directly on top ofgate dielectric layer 211. The formation ofsilicon layer 212 may be through, for example, CVD or other well-known and suitable semiconductor processes. According to one embodiment,silicon layer 212 may be deposited to have a thickness ranging from 10 nm to 50 nm and a range of 15 nm to 30 nm is generally preferred. Other thickness ofsilicon layer 212 may be used as well. -
FIG. 3 is a simplified illustration of a method of selectively forming fully silicided gate electrodes according to yet another embodiment of the invention. Following the formation ofsilicon layer 212 as illustrated inFIG. 2 , a layer of Ge-containingsemiconductor layer 311 may be deposited on top ofsilicon layer 212. Concentration of Ge insemiconductor layer 311, which may be a silicon alloy layer of SiGe for example, may be relatively high in the range of 15 to 50 atomic percent and preferably in the range from about 30 to about 40 atomic percent. However, the present invention is not limited in this respect and other levels of Ge concentration such as, for example, a concentration of up to 99 atomic percent may be used. It is noted that the above concentration levels of Ge in the Ge-containinglayer 311 may ensure that the Ge-containinglayer 311 may be etched away, in a subsequent selective etching process, as compared to theunderlying silicon layer 212. According to one embodiment, the thickness of the Ge-containinglayer 311 may range from 50 nm to 100 nm with a preferred range from 70 nm to 85 nm. Other thickness of Ge-containinglayer 311 may be used. In addition, the SiGe alloys may be single-crystal, amorphous or polycrystalline, with polycrystalline being highly preferred. -
FIG. 4 is a simplified illustration of a method of selectively forming fully silicided gate electrodes according to a further embodiment of the invention. Following the formation of Ge-containingsilicon layer 311 as illustrated inFIG. 3 , at least one gate device is formed in each device region. For example, apFET gate device 411 indevice region 111 and annFET gate device 412 indevice region 112 may be formed. The formation ofgate devices layer 311, exposing the photoresist material to a pattern of radiation, and developing the exposed photoresist in a conventional resist developer to make a photo-mask (not shown). After forming the photo-mask to protectgate stacks layer 311,silicon layer 212, andgate dielectric layer 211, the rest oflayers gate stack 421 may be formed to include Ge-containinglayer 311 a,silicon layer 212 a, andgate dielectric layer 211 a, andgate stack 422 may be formed to include Ge-containinglayer 311 b,silicon layer 212 b, andgate dielectric layer 211 b. - The etching may typically be performed utilizing a dry etching process such as a reactive-ion-etching (RIE), ion beam etching, or plasma etching, to name a few. However, the invention is not limited in this respect and other etching processes and/or methods such as a chemical wet etching process may be used. After forming
gate stacks spacers spacers spacers gate devices spacers gate stack 421 to provide isolation between the gate electrode (to be formed later) ofgate stack 421 and source/drain regions next tospacers device region 111. The same is true forspacers gate stack 422. - Following the formation of
gate stacks spacers example diffusion regions spacers drain diffusion regions layer 311 b ofgate stack 422 as described below in detail, in order to avoid, eliminate, and/or minimize possible Ge diffusion intosilicon layer 212 b. The annealing step serves to activate the dopants that are implanted during the ion implantation step. Temperature conditions for ion implantation and annealing are well known to those skilled in the art and generally range from 900° C. to 1300° C. depending on the annealing tool and technologies used. Annealing temperatures in the 1000° C.-1100° C. for less than one (1) second are generally preferred. -
FIG. 5 is a simplified illustration of a method of selectively forming fully silicided gate electrodes according to one more embodiment of the invention. Following the formation ofgate devices FIG. 4 , aprotective masking layer 511, which may be a layer of silicon oxide or silicon oxynitride or other suitable material, may be deposited or formed to cover gate devices that are not intended to undergo or experience the FUSI process. In other words, conducting FUSI on such gate devices may create undesirable performances and in some cases may cause such devices to not function properly or not function at all. Such devices may include certain types of nFET gates with low threshold voltages. Certain type of pFET gates may also not be suitable for FUSI since their workfunction may be difficult to be modulated by a FUSI process. -
FIG. 6 is a simplified illustration of a method of selectively forming fully silicided gate electrode according to one further embodiment of the invention. Following the formation ofprotective masking layer 511 as illustrated inFIG. 5 , Ge-containingsilicon layer 311 b ingate stack 422 ofnFET gate 412 may be selectively removed through an etching process such as, for example, a RIE. Sincegate device 411, which is a pFET gate, is protected by maskinglayer 511, the process of removing Ge-containingsilicon layer 311 b may not cause impact to structure and therefore performance ofgate device 411. The removal of Ge-containingsilicon layer 311 b preparesgate device 412 for a further step of processing such as a fully silicidation processing. - After removing Ge-containing
silicon layer 311 b at the top ofgate stack 422,substrate 100 may undergo an annealing process, if having not been thermally processed as described above with reference toFIG. 4 after the ion implantation or in addition to, to activate the ions implanted into source/drain diffusion regions silicon layer 311 b,silicon layer 212 b may be better controlled to have a thickness that is desirable for the full silicidation ofsilicon layer 212 b, since there will be no Ge diffusion from Ge-containinglayer 311 b, which would occur otherwise should the annealing process takes place before Ge-containinglayer 311 b is removed. - After removing Ge-containing
layer 311 b and activating ions implanted in source/drain regions protective masking layer 511 may be selectively removed or lifted through, for example, a wet etching process although other removal processes may be used as well. -
FIG. 7 is a simplified illustration of a method of selectively forming fully silicided gate electrodes according to yet one more embodiment of the invention. Following the removal of Ge-containingsilicon layer 311 b as shown inFIG. 6 , a metal or metal-containinglayer 711 may be deposited to cover the exposedsilicon layer 212 b of gate device orstructure 412 andgate stack 421 of gate device orstructure 411, among others. This metal or metal-containinglayer 711 may be formed by applying one of the conventional deposition processes including, but not limited to, sputtering, plating, CVD, atomic layer deposition (ALD) or chemical solution deposition. Metal or metal-containinglayer 711 may include at least one metal element capable of forming a metal silicide when being in contact with silicon and subjected to an annealing process. Suitable metals include, but are not limited to, Co, Ni, Ti, W, Mo, Ta, Pt, Er, Yb and alloys or multi-layers thereof. Preferred metals include Ni, Co and Ti, with Ni being highly preferred. - In one embodiment, metal-containing
layer 711 used in forming a metal silicide may include at least one alloying additive in an amount of up to 50 atomic weight percent. The alloying additive, when present, may be formed at the same time as that of the metal-containinglayer 711, or it may be introduced into an as-deposited metal-containing layer utilizing some well-known techniques such as, for example, ion implantation or gas phase doping. Examples of alloying additives may include C, Al, Si, Sc, Ti, V, Cr, Mn, Fe, Co, Ni, Cu, Ge, Y, Zr, Nb, Mo, Ru, Rh, Pd, In, Sn, La, Hf, Ta, W, Re, Ir, Pt, Ce, Pr, Nd, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, Lu, Er and mixtures thereof. A person skilled in the art may appreciate that the above may not be an exclusive list of all the alloying additives and other additives may be used. -
FIG. 8 is a simplified illustration of a method of selectively forming fully silicided gate electrodes according to an additional embodiment of the invention. Following the deposition of metal or metal-containinglayer 711 as illustrated inFIG. 7 , FUSI is performed ongate stack 422 to form electrode ofgate device 412. The FUSI may be an annealing process conducted or performed in a high temperature environment typically from 400° to 900° C. In addition, the annealing process may be preferably conducted in a temperature range from about 420° to about 700° C. The annealing process may be conducted for various lengths of time depending on the type of annealing process used. For example, furnace annealing may be performed for longer lengths of time than are rapid thermal annealing, spike annealing or laser annealing. Typically, a rapid thermal annealing is performed for a time period of from about 1 to about 120 seconds. A person skilled in the art will understand that other temperatures and time periods may be employed so long as the conditions are capable of causing the formation of fullysilicide gate electrode 812, which may be converted fromsilicon layer 212 b (FIG. 6 ). The annealing process is typically carried out in a gas ambient that includes He, Ar, N2 or a forming gas. As is illustrated inFIG. 8 , source/drain regions ofgate devices gate stack 422. For example, after the FUSI process,gate device 411 may include silicided source/drain regions gate device 412 may have silicided source/drain regions silicon layer 311 a ingate device 411 is silicided to form asilicide 811. In other words,gate stack 421 is protected from full silicidation and FUSI is only performed ongate stack 422 ofgate device 412. - Following FUSI on
gate stack 422 ofgate device 412, metal or metal-containinglayer 711 may be removed by applying selective etching as is known in the art. The underlying gate devices orstructures silicided gate stack 421 and fullysilicidated gate stack 422 withFUSI electrode 812, and silicided source/drain regions FUSI electrode 812 has a low profile of less electrode area. The thinner FUSI electrode may reduce possible sidewall parasitic capacitance. - While certain features of the invention have been illustrated and described herein, many modifications, substitutions, changes, and equivalents will now occur to those of ordinary skill in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the spirit of the invention.
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/830,312 US20080023778A1 (en) | 2006-07-28 | 2007-07-30 | Fully Silicided Gate Electrodes and Method of Making the Same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/460,762 US7297618B1 (en) | 2006-07-28 | 2006-07-28 | Fully silicided gate electrodes and method of making the same |
US11/830,312 US20080023778A1 (en) | 2006-07-28 | 2007-07-30 | Fully Silicided Gate Electrodes and Method of Making the Same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/460,762 Division US7297618B1 (en) | 2006-07-28 | 2006-07-28 | Fully silicided gate electrodes and method of making the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080023778A1 true US20080023778A1 (en) | 2008-01-31 |
Family
ID=38690897
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/460,762 Expired - Fee Related US7297618B1 (en) | 2006-07-28 | 2006-07-28 | Fully silicided gate electrodes and method of making the same |
US11/830,312 Abandoned US20080023778A1 (en) | 2006-07-28 | 2007-07-30 | Fully Silicided Gate Electrodes and Method of Making the Same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/460,762 Expired - Fee Related US7297618B1 (en) | 2006-07-28 | 2006-07-28 | Fully silicided gate electrodes and method of making the same |
Country Status (5)
Country | Link |
---|---|
US (2) | US7297618B1 (en) |
JP (1) | JP2009545168A (en) |
CN (1) | CN101496154B (en) |
TW (1) | TW200822236A (en) |
WO (1) | WO2008014038A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100078733A1 (en) * | 2008-09-26 | 2010-04-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transistor performance improving method with metal gate |
US20110115047A1 (en) * | 2009-11-13 | 2011-05-19 | Francois Hebert | Semiconductor process using mask openings of varying widths to form two or more device structures |
US8546214B2 (en) | 2010-04-22 | 2013-10-01 | Sandisk Technologies Inc. | P-type control gate in non-volatile storage and methods for forming same |
US8748285B2 (en) * | 2011-11-28 | 2014-06-10 | International Business Machines Corporation | Noble gas implantation region in top silicon layer of semiconductor-on-insulator substrate |
US9202761B2 (en) | 2011-10-11 | 2015-12-01 | Renesas Electronics Corporation | Semiconductor integrated circuit device and manufacturing method for semiconductor integrated circuit device |
US11384954B2 (en) | 2018-02-06 | 2022-07-12 | Mitsubishi Electric Corporation | Data collecting device, data collecting system, control method and program |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7459382B2 (en) * | 2006-03-24 | 2008-12-02 | International Business Machines Corporation | Field effect device with reduced thickness gate |
US20080203485A1 (en) * | 2007-02-28 | 2008-08-28 | International Business Machines Corporation | Strained metal gate structure for cmos devices with improved channel mobility and methods of forming the same |
US20090134469A1 (en) * | 2007-11-28 | 2009-05-28 | Interuniversitair Microelektronica Centrum (Imec) Vzw | Method of manufacturing a semiconductor device with dual fully silicided gate |
KR20100076223A (en) * | 2008-12-26 | 2010-07-06 | 주식회사 동부하이텍 | Pmos transistor and manufacturing method thereof |
US8680629B2 (en) * | 2009-06-03 | 2014-03-25 | International Business Machines Corporation | Control of flatband voltages and threshold voltages in high-k metal gate stacks and structures for CMOS devices |
JP5332947B2 (en) * | 2009-06-25 | 2013-11-06 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
US8274116B2 (en) * | 2009-11-16 | 2012-09-25 | International Business Machines Corporation | Control of threshold voltages in high-k metal gate stack and structures for CMOS devices |
US8754483B2 (en) | 2011-06-27 | 2014-06-17 | International Business Machines Corporation | Low-profile local interconnect and method of making the same |
CN103094086B (en) * | 2011-10-31 | 2016-05-25 | 中芯国际集成电路制造(上海)有限公司 | CMOS formation method |
CN104064448B (en) * | 2014-07-16 | 2017-07-25 | 上海集成电路研发中心有限公司 | The manufacture method of SiGe source /drain region |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020072182A1 (en) * | 2000-12-12 | 2002-06-13 | Samsung Electronics Co., Ltd. | Method of forming germanium doped polycrystalline silicon gate of MOS transistor and method of forming CMOS transistor device using the same |
US6562718B1 (en) * | 2000-12-06 | 2003-05-13 | Advanced Micro Devices, Inc. | Process for forming fully silicided gates |
US20050280104A1 (en) * | 2004-06-17 | 2005-12-22 | Hong-Jyh Li | CMOS transistor with dual high-k gate dielectric and method of manufacture thereof |
US6995438B1 (en) * | 2003-10-01 | 2006-02-07 | Advanced Micro Devices, Inc. | Semiconductor device with fully silicided source/drain and damascence metal gate |
US20060105557A1 (en) * | 2004-11-12 | 2006-05-18 | Veit Klee | Method of making fully silicided gate electrode |
US20060134870A1 (en) * | 2004-12-20 | 2006-06-22 | Hongfa Luan | Transistor device and method of manufacture thereof |
US7148097B2 (en) * | 2005-03-07 | 2006-12-12 | Texas Instruments Incorporated | Integrated circuit containing polysilicon gate transistors and fully silicidized metal gate transistors |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6599831B1 (en) | 2002-04-30 | 2003-07-29 | Advanced Micro Devices, Inc. | Metal gate electrode using silicidation and method of formation thereof |
US6809018B2 (en) * | 2002-07-11 | 2004-10-26 | Macronix International Co., Ltd. | Dual salicides for integrated circuits |
US6846734B2 (en) * | 2002-11-20 | 2005-01-25 | International Business Machines Corporation | Method and process to make multiple-threshold metal gates CMOS technology |
WO2004057659A1 (en) * | 2002-12-20 | 2004-07-08 | Koninklijke Philips Electronics N.V. | Method of manufacturing a semiconductor device and semiconductor device obtained with such a method |
US7078347B2 (en) * | 2003-03-06 | 2006-07-18 | Texas Instruments Incorporated | Method for forming MOS transistors with improved sidewall structures |
US6927117B2 (en) * | 2003-12-02 | 2005-08-09 | International Business Machines Corporation | Method for integration of silicide contacts and silicide gate metals |
JP2005228761A (en) * | 2004-02-10 | 2005-08-25 | Rohm Co Ltd | Semiconductor device and its manufacturing method |
JP4457688B2 (en) * | 2004-02-12 | 2010-04-28 | ソニー株式会社 | Semiconductor device |
JP2005353655A (en) * | 2004-06-08 | 2005-12-22 | Sanyo Electric Co Ltd | Manufacturing method of semiconductor device |
EP1782466A2 (en) * | 2004-08-13 | 2007-05-09 | Koninklijke Philips Electronics N.V. | Dual gate cmos fabrication |
JP4181537B2 (en) * | 2004-11-12 | 2008-11-19 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP5015446B2 (en) * | 2005-05-16 | 2012-08-29 | アイメック | Method for forming double fully silicided gates and device obtained by said method |
-
2006
- 2006-07-28 US US11/460,762 patent/US7297618B1/en not_active Expired - Fee Related
-
2007
- 2007-05-10 JP JP2009521871A patent/JP2009545168A/en active Pending
- 2007-05-10 WO PCT/US2007/068652 patent/WO2008014038A1/en active Application Filing
- 2007-05-10 CN CN2007800286030A patent/CN101496154B/en not_active Expired - Fee Related
- 2007-07-16 TW TW096125860A patent/TW200822236A/en unknown
- 2007-07-30 US US11/830,312 patent/US20080023778A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6562718B1 (en) * | 2000-12-06 | 2003-05-13 | Advanced Micro Devices, Inc. | Process for forming fully silicided gates |
US20020072182A1 (en) * | 2000-12-12 | 2002-06-13 | Samsung Electronics Co., Ltd. | Method of forming germanium doped polycrystalline silicon gate of MOS transistor and method of forming CMOS transistor device using the same |
US6995438B1 (en) * | 2003-10-01 | 2006-02-07 | Advanced Micro Devices, Inc. | Semiconductor device with fully silicided source/drain and damascence metal gate |
US20050280104A1 (en) * | 2004-06-17 | 2005-12-22 | Hong-Jyh Li | CMOS transistor with dual high-k gate dielectric and method of manufacture thereof |
US20060105557A1 (en) * | 2004-11-12 | 2006-05-18 | Veit Klee | Method of making fully silicided gate electrode |
US20060134870A1 (en) * | 2004-12-20 | 2006-06-22 | Hongfa Luan | Transistor device and method of manufacture thereof |
US7148097B2 (en) * | 2005-03-07 | 2006-12-12 | Texas Instruments Incorporated | Integrated circuit containing polysilicon gate transistors and fully silicidized metal gate transistors |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100078733A1 (en) * | 2008-09-26 | 2010-04-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transistor performance improving method with metal gate |
US8012817B2 (en) * | 2008-09-26 | 2011-09-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transistor performance improving method with metal gate |
US8357581B2 (en) | 2008-09-26 | 2013-01-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transistor performance improving method with metal gate |
US20110115047A1 (en) * | 2009-11-13 | 2011-05-19 | Francois Hebert | Semiconductor process using mask openings of varying widths to form two or more device structures |
US8546214B2 (en) | 2010-04-22 | 2013-10-01 | Sandisk Technologies Inc. | P-type control gate in non-volatile storage and methods for forming same |
US8803220B2 (en) | 2010-04-22 | 2014-08-12 | Sandisk Technologies Inc. | P-type control gate in non-volatile storage |
US9202761B2 (en) | 2011-10-11 | 2015-12-01 | Renesas Electronics Corporation | Semiconductor integrated circuit device and manufacturing method for semiconductor integrated circuit device |
US10056406B2 (en) | 2011-10-11 | 2018-08-21 | Renesas Electronics Corporation | Semiconductor integrated circuit device comprising MISFETs in SOI and bulk subtrate regions |
US10263012B2 (en) | 2011-10-11 | 2019-04-16 | Renesas Electronics Corporation | Semiconductor integrated circuit device comprising MISFETs in SOI and bulk substrate regions |
US8748285B2 (en) * | 2011-11-28 | 2014-06-10 | International Business Machines Corporation | Noble gas implantation region in top silicon layer of semiconductor-on-insulator substrate |
US11384954B2 (en) | 2018-02-06 | 2022-07-12 | Mitsubishi Electric Corporation | Data collecting device, data collecting system, control method and program |
Also Published As
Publication number | Publication date |
---|---|
JP2009545168A (en) | 2009-12-17 |
CN101496154A (en) | 2009-07-29 |
CN101496154B (en) | 2011-04-20 |
US7297618B1 (en) | 2007-11-20 |
TW200822236A (en) | 2008-05-16 |
WO2008014038A1 (en) | 2008-01-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7297618B1 (en) | Fully silicided gate electrodes and method of making the same | |
US8865539B2 (en) | Fully depleted SOI multiple threshold voltage application | |
US7488656B2 (en) | Removal of charged defects from metal oxide-gate stacks | |
US7229873B2 (en) | Process for manufacturing dual work function metal gates in a microelectronics device | |
US7704844B2 (en) | High performance MOSFET | |
US8110897B2 (en) | Semiconductor device with carbon-containing region | |
US8525263B2 (en) | Programmable high-k/metal gate memory device | |
US20060170047A1 (en) | Semiconductor device and method of manufacturing the same | |
EP1872407A2 (en) | Using metal/metal nitride bilayers as gate electrodes in self-aligned aggressively scaled cmos devices | |
US20070275532A1 (en) | Optimized deep source/drain junctions with thin poly gate in a field effect transistor | |
WO2007016514A2 (en) | Metal gate mosfet by full semiconductor metal alloy conversion | |
US7605077B2 (en) | Dual metal integration scheme based on full silicidation of the gate electrode | |
US7655551B2 (en) | Control of poly-Si depletion in CMOS via gas phase doping | |
US6987061B2 (en) | Dual salicide process for optimum performance | |
US7491598B2 (en) | CMOS circuits including a passive element having a low end resistance | |
US7847356B2 (en) | Metal gate high-K devices having a layer comprised of amorphous silicon | |
US7473607B2 (en) | Method of manufacturing a multi-workfunction gates for a CMOS circuit | |
KR20100138973A (en) | A semiconductor device comprising a metal gate stack of reduced height and method of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |