US20080022237A1 - Device modeling for proximity effects - Google Patents
Device modeling for proximity effects Download PDFInfo
- Publication number
- US20080022237A1 US20080022237A1 US11/866,796 US86679607A US2008022237A1 US 20080022237 A1 US20080022237 A1 US 20080022237A1 US 86679607 A US86679607 A US 86679607A US 2008022237 A1 US2008022237 A1 US 2008022237A1
- Authority
- US
- United States
- Prior art keywords
- proximity
- model
- creating
- integrated circuit
- compact model
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000000694 effects Effects 0.000 title description 40
- 238000000034 method Methods 0.000 claims abstract description 31
- 238000013461 design Methods 0.000 claims description 13
- 238000004519 manufacturing process Methods 0.000 claims description 12
- 230000008859 change Effects 0.000 claims description 5
- 230000008569 process Effects 0.000 description 12
- 230000006870 function Effects 0.000 description 8
- 238000002955 isolation Methods 0.000 description 8
- 239000002019 doping agent Substances 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 238000003860 storage Methods 0.000 description 3
- 238000013213 extrapolation Methods 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- RBSXHDIPCIWOMG-UHFFFAOYSA-N 1-(4,6-dimethoxypyrimidin-2-yl)-3-(2-ethylsulfonylimidazo[1,2-a]pyridin-3-yl)sulfonylurea Chemical compound CCS(=O)(=O)C=1N=C2C=CC=CN2C=1S(=O)(=O)NC(=O)NC1=NC(OC)=CC(OC)=N1 RBSXHDIPCIWOMG-UHFFFAOYSA-N 0.000 description 1
- 238000012935 Averaging Methods 0.000 description 1
- 238000012356 Product development Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000011165 process development Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
Definitions
- the present invention generally relates to device modeling and to an improved model that simulates proximity effects from adjacent structures.
- proximity effects can alter one or more parameters of integrated circuit structures that are adjacent (in “proximity”) to one another. Examples of three different types of proximity effects are described below.
- a first proximity effect is the lateral scattering of implanted dopants from a masking image placed nearby the feature of interest.
- a specific example is the formation of the implanted well regions for CMOS devices.
- implanted ions are scattered laterally across the wafer surface. This unwanted doping can be detected as far from the mask edge as two microns.
- Design rules allow for FETs to be placed well within this affected area and the result is a FET with a substantially altered threshold of voltage (Vt). Depending on the proximity, the Vt can be altered by as much as 100 mV. This effect can cause performance problems and in worst case scenarios, circuit failure. See e.g. U.S. patent Ser. No. 10/063,406, entitled “Method of Forming Retrograde N-Well and P-Well”, filed Apr. 19, 2002 and assigned to the assignee of the present invention, for a further discussion of this problem.
- a second proximity effect is the proximity of an FET to an isolation edge (such as an edge of a shallow trench isolation, or STI), which can modify the strain (and hence mobility of carriers) in the portion of substrate that provides the channel of the FET.
- an isolation edge such as an edge of a shallow trench isolation, or STI
- a third proximity effect is the differential in integrity of the depth of focus (DOF) of an image printed by a photoexposure tool between a pattern of structures that are wider apart and a pattern of structures that are closer together.
- DOE depth of focus
- this problem is corrected by adding serifs or other sub-resolution “dummy” structures to the photomask. See for example U.S. Pat. No. 5,447,810, “Masks for Improved Lithographic Patterning for Off-Axis Illumination Lithography,” and U.S. Pat. No. 5,821,014, “Optical Proximity Correction Method For Intermediate-Pitch Features Using Sub-Resolution Scattering Bars on a Mask.”
- the present invention has been devised, and it is an object of the present invention to provide a structure and method for an improved modeling system.
- the invention comprises programmable storage device having a computer readable program stored thereon executable by a computer to carry out a method of calibrating a software model for a given structure of interest for a variable imposed by an adjacent structure, comprising the steps of determining the spatial extent of the variable imposed by the adjacent structure; assigning a value to the spatial extent, which varies as a function of distance from the adjacent structure to the given structure; and attaching that value to the model of the given structure.
- the invention comprises a method for providing proximity effect information to a model of a given device structure, comprising the steps of determining a spatial extent and variation of the a given proximity effect produced by a proximity feature; determining a location and orientation of the modeled device relative to the proximity feature; generating a variable arising from the proximity effect that is assigned to a modeled parameter; and applying the variable to the device model.
- the invention is a method of calibrating a software model for a given structure of interest for a variable imposed by a proximity feature, comprising the steps of creating a model for the proximity feature, the model being segmented with a proximity value assigned to each segment; determining an area of the given structure within each segment of the model for the proximity feature; assigning a proximity value to each area of the given structure within each segment; integrating the proximity values for each area across the total area of the given structure; and applying the integrated shift parameter to the software model.
- FIG. 1 is a flowchart of the method in accordance with a first embodiment of the invention
- FIG. 2 is a flowchart of the method in accordance with a second embodiment of the invention.
- FIG. 3 is a top view of a proximity feature and a modeled feature illustrating step 21 of the method of FIG. 2 ;
- FIG. 4 is a flowchart of the method in accordance with a third embodiment of the invention.
- FIG. 5 is a top view of a proximity feature and a modeled feature illustrating steps 101 and 102 of FIG. 4 ;
- FIG. 6 is a hardware embodiment in which the invention is carried out.
- device refers to an active or passive integrated circuit component, such as a transistor, capacitor, resistor, or the like (most preferably, it refers to a transistor), and “product” refers to the overall integrated circuit chip.
- product refers to the overall integrated circuit chip.
- the invention is also applicable to any component of any product, where the performance attributes of that component may be varied by proximity effects.
- the invention is applicable to situations in which the performance attributes of the device are in turn dependent on the manufacturing process by which it is made. That is, the manufacturing process can be developed to optimize certain “performance parameters” of the device; it is these parameters that can be varied by the above-noted and other proximity effects.
- An example of a “performance parameter” is the threshold voltage (Vt) of a transistor.
- the structure that causes the proximity effect or which manifests that effect will be referred to as the “proximity feature”, and the device that we wish to model will be referred to as the “modeled device”.
- the particular performance parameter of the modeled device that varies as a function of the proximity effect in question will be referred to as the “modeled parameter”.
- the embodiment of FIG. 1 will be described with reference to the first proximity effect described above (dopant scattering during well implantation). So in our example the “proximity feature” will be the well mask edge, the “modeled device” will be an FET adjacent the well, and the “modeled parameter” will be the Vt of the modeled device. It is to be understood that the present invention is applicable to the modeling of other proximity effects, including but not limited, to the isolation edge and DOF effects discussed previously.
- step 1 a determination is made of the spatial extent and variation of the given proximity effect produced by the proximity feature. This determination can be based on the technical literature or through hardware examination (the latter being preferable, since these effects typically vary from process to process, as a function of both groundrules and processing parameters). In this case it has been determined that the dopant scattering effect raises the Vt of the FETs the closer the device is to the mask edge. As distance from the mask edge is increased past several microns or so, Vt falls to nominal values. Then, in step 2 we determine the location and orientation of the modeled device relative to the proximity feature. For example, if the gate of the FET is perpendicular to (and within several microns of) the well edge, the end proximal to the well edge will have a higher Vt than the end most distal to the well edge.
- step 3 the results of the first two determinations are combined to generate a variable (arising from the proximity effect) that is assigned to the modeled parameter.
- a variable arising from the proximity effect
- a variable can be created that indicates the effect on the Vt of the given FET due to the proximity feature.
- these first three steps 1 - 3 are typically carried out using a design tool referred to as a geometry extractor, or simply an “extractor”.
- An extractor creates variables or values that are inserted to a device model, as described below. Examples of commercially available extractors include the “Maverick” tool available from Silvaco and the “Assura RCX” tool available from Cadence Design Systems.
- step 4 this variable is applied to the device model (for example, a compact model) for the modeled device.
- the device model here could be commercially available device modeling software; in the invention the preferred models are PWRSPICE or HSPICE.
- step 5 the resulting device model is used by the circuit designer along with other conventional software and hardware tools to design an integrated circuit, and in step 6 the design is fabricated into integrated circuit chips using currently available semiconductor manufacturing processes.
- step 7 the model may be upgraded as a function of measurements taken of process parameters of the fabricated integrated circuit chips (note, this step is optional, as indicated by the dashed lines).
- a compact model (the target model) is created for a device such as a metal-oxide semiconductor field-effect transistor (MOSFET) that reflects the process performance targets that are to be achieved at the end of the process development cycle.
- MOSFET metal-oxide semiconductor field-effect transistor
- the model is typically based on extrapolation using an existing compact model from a previous process technology; as products are fabricated, these extrapolations can be corrected.
- the invention enables the device model to reflect the variation in the performance of the modeled device due to the variation in the modeled parameter induced by the proximity feature. Therefore the device model becomes a more accurate reflection of the performance of the resulting integrated circuit chip, facilitating circuit design in step 5 and increasing yields in step 6 .
- step 21 we determine the average distance between the edge of the modeled device and the edge of the proximity feature. That is, instead of determining the real distance and relative orientation as we did in step 2 of FIG. 1 , here we determine a single average distance (a set of distances that are then averaged).
- This technique works particularly well when the proximity feature and the modeled device overlap (e.g. when a gate overlaps an isolation region, and the proximity effect in question is the differential stress induced by the isolation region), and/or when either the proximity feature or the modeled device has a shape other than a single rectangle or square.
- FIG. 3 illustrates this step in more detail.
- the gate G of the modeled device overlaps an isolation region I.
- region I has an L shape.
- the respective distances D 1 and D 2 are measured from the edges of region I to the edges of gate G.
- these measurements are taken from the isolation edge to the center of gate G, as indicated by the dashed line running down its center.
- the distance D 3 is taken from the center of gate G to the dashed line PR rather than to the far edge of isolation region I. This is because for the particular proximity effect in question, the spatial extent of the effect (or, the “proximity region” as indicated by the dashed line PR) does not exceed D 3 .
- the maximum distance between the structure causing the effect and the position of a device experiencing the effect is D 3 .
- These respective distances D 1 , D 2 , and D 3 are then summed and averaged to derive a single, average distance.
- the process of the invention assigns a value to the process parameter of the modeled feature, which reflects the proximity effect at this average distance. Note that because we developed an average distance this value is a single value, as opposed to the method of FIG. 1 where we created a variable (or set of values) that reflected the proximity effect. Then the process finishes with the same steps 4 - 7 as in the first embodiment. Again, the result is a model that more accurately reflects the performance of the modeled semiconductor manufacturing process.
- a device model is developed for the proximity feature.
- the model in question would be of the well. Note that in this embodiment rather than simply averaging the geometric shape of the proximity feature, the model would indicate the spatial extent of the proximity effect.
- the well model is broken into predefined segments (regions A-D between the mask edge ME and the device features, gate G′ and implant region I′), and a proximity value is assigned to each segment.
- the relative area of each segment may be constant, or it may vary as a function of the change in proximity effect within the proximity region.
- the model is broken up into two or three segments.
- the relative area of the segments is made smaller.
- the invention addresses the situation in which the proximity effect varies relatively little for a given distance from the proximity feature, then drops off quickly above the given distance; in such a case the segments would be wide inside the given distance and more narrow beyond it.
- step 102 the area of the device structures G′, I′ within each segment is determined. Note that these first three steps are typically carried out by the geometric extraction software tool.
- step 103 a proximity value is attached to each area of the modeled device within each segment, factoring in the assigned proximity value from step 101 and the amount of area in each segment determined from step 102 .
- step 104 a “shift parameter” is generated by integrating the individual proximity values across the total area of the modeled device, and in step 105 the integrated shift parameter is applied to the device model.
- the model can take these areas and produce a threshold voltage shift parameter by integrating a Vt shift function across the device area.
- an average Vt increase can be assigned to each of the area buckets identified above, which is then averaged across the channel area.
- steps 5 - 7 of FIG. 1 can be carried out. Note that steps 103 - 105 are carried out using the HSPICE or PWRSPICE device modeling software.
- FIG. 5 A representative hardware environment for practicing the present invention is depicted in FIG. 5 , which illustrates a typical hardware configuration of an information handling/computer system in accordance with the subject invention, having at least one processor or central processing unit (CPU) 30 .
- CPUs 30 are interconnected via system bus 12 to random access memory (RAM) 20 , read-only memory (ROM) 40 , an input/output (I/O) adapter 60 for connecting peripheral devices, a keyboard, mouse, display, or printer, and to mass storage 50 having disk units and/or tape drives.
- RAM random access memory
- ROM read-only memory
- I/O input/output
- the invention as embodied in software is stored on a program storage device readable by the disk or tape units 50 .
- the software instructions of the invention are read into area 10 of RAM storage 20 , and are processed by the CPU(s) 30 under the control of the operating system software OS 15 .
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
- The present invention generally relates to device modeling and to an improved model that simulates proximity effects from adjacent structures.
- Today's fast-paced product development cycles necessitate that design tools such as device models that simulate the performance of integrated circuit structures be as accurate as possible. Simulator tools have been created that determine the device parametrics of a given integrated circuit structure as a function of the process utilized to form it. See for example U.S. Pat. No. 5,761,481, “Semiconductor Simulator Tool for Experimental N-Channel Transistor Modeling” and “Influence of High Substrate Doping Levels on the Threshold Voltage and the Mobility of Deep-Submicrometer MOSFET's,” 1992 IEEE Transactions on Electron Devices, Vol. 39, No. 4, pp. 932-938. This is particularly true for compact models (e.g., the physics-based subroutines used in numerical simulation codes for larger entities such as circuits, mechanical systems, etc.). To create accurate compact models, measured data are needed from hardware to calibrate the model. Compact models are further discussed and described in patent application Ser. No. 10/023,235, “System and Method For Target-Based Compact Modeling” filed Jan. 7, 2002 and assigned to the assignee of the present invention.
- In the art, it is known that “proximity effects” can alter one or more parameters of integrated circuit structures that are adjacent (in “proximity”) to one another. Examples of three different types of proximity effects are described below.
- A first proximity effect is the lateral scattering of implanted dopants from a masking image placed nearby the feature of interest. A specific example is the formation of the implanted well regions for CMOS devices. When a well is implanted during manufacturing, implanted ions are scattered laterally across the wafer surface. This unwanted doping can be detected as far from the mask edge as two microns. Design rules allow for FETs to be placed well within this affected area and the result is a FET with a substantially altered threshold of voltage (Vt). Depending on the proximity, the Vt can be altered by as much as 100 mV. This effect can cause performance problems and in worst case scenarios, circuit failure. See e.g. U.S. patent Ser. No. 10/063,406, entitled “Method of Forming Retrograde N-Well and P-Well”, filed Apr. 19, 2002 and assigned to the assignee of the present invention, for a further discussion of this problem.
- A second proximity effect is the proximity of an FET to an isolation edge (such as an edge of a shallow trench isolation, or STI), which can modify the strain (and hence mobility of carriers) in the portion of substrate that provides the channel of the FET. See for example Frim et al, “Strained Si NMOSFETs for High Performance CMOS Technology,” 2001 Symposium on VLSI Technology Digest of Technical Papers, 5B-4, page 59.
- A third proximity effect is the differential in integrity of the depth of focus (DOF) of an image printed by a photoexposure tool between a pattern of structures that are wider apart and a pattern of structures that are closer together. Typically this problem is corrected by adding serifs or other sub-resolution “dummy” structures to the photomask. See for example U.S. Pat. No. 5,447,810, “Masks for Improved Lithographic Patterning for Off-Axis Illumination Lithography,” and U.S. Pat. No. 5,821,014, “Optical Proximity Correction Method For Intermediate-Pitch Features Using Sub-Resolution Scattering Bars on a Mask.”
- The foregoing and other proximity effects will only become more pervasive as circuit groundrules continue to shrink. A need exists in the art to develop a device modeling and simulation methodology that takes these and other proximity effects into account.
- In view of the foregoing and other problems, disadvantages, and drawbacks of the conventional modeling systems, the present invention has been devised, and it is an object of the present invention to provide a structure and method for an improved modeling system.
- Acccordingly, in a first aspect the invention comprises programmable storage device having a computer readable program stored thereon executable by a computer to carry out a method of calibrating a software model for a given structure of interest for a variable imposed by an adjacent structure, comprising the steps of determining the spatial extent of the variable imposed by the adjacent structure; assigning a value to the spatial extent, which varies as a function of distance from the adjacent structure to the given structure; and attaching that value to the model of the given structure.
- In a second aspect, the invention comprises a method for providing proximity effect information to a model of a given device structure, comprising the steps of determining a spatial extent and variation of the a given proximity effect produced by a proximity feature; determining a location and orientation of the modeled device relative to the proximity feature; generating a variable arising from the proximity effect that is assigned to a modeled parameter; and applying the variable to the device model.
- In a third aspect, the invention is a method of calibrating a software model for a given structure of interest for a variable imposed by a proximity feature, comprising the steps of creating a model for the proximity feature, the model being segmented with a proximity value assigned to each segment; determining an area of the given structure within each segment of the model for the proximity feature; assigning a proximity value to each area of the given structure within each segment; integrating the proximity values for each area across the total area of the given structure; and applying the integrated shift parameter to the software model.
- The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment(s) of the invention with reference to the drawings, in which:
-
FIG. 1 is a flowchart of the method in accordance with a first embodiment of the invention; -
FIG. 2 is a flowchart of the method in accordance with a second embodiment of the invention; -
FIG. 3 is a top view of a proximity feature and a modeledfeature illustrating step 21 of the method ofFIG. 2 ; -
FIG. 4 is a flowchart of the method in accordance with a third embodiment of the invention; -
FIG. 5 is a top view of a proximity feature and a modeled featureillustrating steps FIG. 4 ; and -
FIG. 6 is a hardware embodiment in which the invention is carried out. - In the description to follow, reference will be made to “devices” and “products”. In the preferred embodiment, “device” refers to an active or passive integrated circuit component, such as a transistor, capacitor, resistor, or the like (most preferably, it refers to a transistor), and “product” refers to the overall integrated circuit chip. However, it is to be understood that the invention is also applicable to any component of any product, where the performance attributes of that component may be varied by proximity effects.
- The invention is applicable to situations in which the performance attributes of the device are in turn dependent on the manufacturing process by which it is made. That is, the manufacturing process can be developed to optimize certain “performance parameters” of the device; it is these parameters that can be varied by the above-noted and other proximity effects. An example of a “performance parameter” is the threshold voltage (Vt) of a transistor.
- With reference to
FIG. 1 , a first general embodiment of the invention will be described. In the description to follow, the structure that causes the proximity effect or which manifests that effect will be referred to as the “proximity feature”, and the device that we wish to model will be referred to as the “modeled device”. The particular performance parameter of the modeled device that varies as a function of the proximity effect in question will be referred to as the “modeled parameter”. The embodiment ofFIG. 1 will be described with reference to the first proximity effect described above (dopant scattering during well implantation). So in our example the “proximity feature” will be the well mask edge, the “modeled device” will be an FET adjacent the well, and the “modeled parameter” will be the Vt of the modeled device. It is to be understood that the present invention is applicable to the modeling of other proximity effects, including but not limited, to the isolation edge and DOF effects discussed previously. - First, in step 1 a determination is made of the spatial extent and variation of the given proximity effect produced by the proximity feature. This determination can be based on the technical literature or through hardware examination (the latter being preferable, since these effects typically vary from process to process, as a function of both groundrules and processing parameters). In this case it has been determined that the dopant scattering effect raises the Vt of the FETs the closer the device is to the mask edge. As distance from the mask edge is increased past several microns or so, Vt falls to nominal values. Then, in
step 2 we determine the location and orientation of the modeled device relative to the proximity feature. For example, if the gate of the FET is perpendicular to (and within several microns of) the well edge, the end proximal to the well edge will have a higher Vt than the end most distal to the well edge. - Then in
step 3 the results of the first two determinations are combined to generate a variable (arising from the proximity effect) that is assigned to the modeled parameter. In other words, knowing how the proximity effect varies threshold voltage in adjacent FETs, and knowing the distance and orientation of a given FET to the well, a variable can be created that indicates the effect on the Vt of the given FET due to the proximity feature. Note that these first three steps 1-3 are typically carried out using a design tool referred to as a geometry extractor, or simply an “extractor”. An extractor creates variables or values that are inserted to a device model, as described below. Examples of commercially available extractors include the “Maverick” tool available from Silvaco and the “Assura RCX” tool available from Cadence Design Systems. - Then, in
step 4 this variable is applied to the device model (for example, a compact model) for the modeled device. The device model here could be commercially available device modeling software; in the invention the preferred models are PWRSPICE or HSPICE. Instep 5 the resulting device model is used by the circuit designer along with other conventional software and hardware tools to design an integrated circuit, and instep 6 the design is fabricated into integrated circuit chips using currently available semiconductor manufacturing processes. Finally, if a compact model is being used, in step 7 the model may be upgraded as a function of measurements taken of process parameters of the fabricated integrated circuit chips (note, this step is optional, as indicated by the dashed lines). When using compact models, at the beginning of a new process technology (e.g., a new ULSI chip fabrication process generation), a compact model (the target model) is created for a device such as a metal-oxide semiconductor field-effect transistor (MOSFET) that reflects the process performance targets that are to be achieved at the end of the process development cycle. The model is typically based on extrapolation using an existing compact model from a previous process technology; as products are fabricated, these extrapolations can be corrected. - As a result, the invention enables the device model to reflect the variation in the performance of the modeled device due to the variation in the modeled parameter induced by the proximity feature. Therefore the device model becomes a more accurate reflection of the performance of the resulting integrated circuit chip, facilitating circuit design in
step 5 and increasing yields instep 6. - A second embodiment of the invention will be described with reference to
FIG. 2 . The first step in the process is the same as inFIG. 1 . Then, instep 21 we determine the average distance between the edge of the modeled device and the edge of the proximity feature. That is, instead of determining the real distance and relative orientation as we did instep 2 ofFIG. 1 , here we determine a single average distance (a set of distances that are then averaged). This technique works particularly well when the proximity feature and the modeled device overlap (e.g. when a gate overlaps an isolation region, and the proximity effect in question is the differential stress induced by the isolation region), and/or when either the proximity feature or the modeled device has a shape other than a single rectangle or square.FIG. 3 illustrates this step in more detail. The gate G of the modeled device overlaps an isolation region I. Note that region I has an L shape. In this step the respective distances D1 and D2 are measured from the edges of region I to the edges of gate G. As a practical matter, these measurements are taken from the isolation edge to the center of gate G, as indicated by the dashed line running down its center. Note that the distance D3 is taken from the center of gate G to the dashed line PR rather than to the far edge of isolation region I. This is because for the particular proximity effect in question, the spatial extent of the effect (or, the “proximity region” as indicated by the dashed line PR) does not exceed D3. In other words, for the particular proximity effect in question (here, stress-induced Vt shifts), the maximum distance between the structure causing the effect and the position of a device experiencing the effect is D3. These respective distances D1, D2, and D3 are then summed and averaged to derive a single, average distance. - Then, at
step 31, the process of the invention assigns a value to the process parameter of the modeled feature, which reflects the proximity effect at this average distance. Note that because we developed an average distance this value is a single value, as opposed to the method ofFIG. 1 where we created a variable (or set of values) that reflected the proximity effect. Then the process finishes with the same steps 4-7 as in the first embodiment. Again, the result is a model that more accurately reflects the performance of the modeled semiconductor manufacturing process. - The third embodiment of the invention will now be described with reference to
FIGS. 4 and 5 . In afirst step 100 shown inFIG. 4 , a device model is developed for the proximity feature. Again using the example of well mask edge induced Vt shifts, the model in question would be of the well. Note that in this embodiment rather than simply averaging the geometric shape of the proximity feature, the model would indicate the spatial extent of the proximity effect. Instep 102 the well model is broken into predefined segments (regions A-D between the mask edge ME and the device features, gate G′ and implant region I′), and a proximity value is assigned to each segment. The relative area of each segment may be constant, or it may vary as a function of the change in proximity effect within the proximity region. Thus, if the effect does not vary significantly within the proximity region, the model is broken up into two or three segments. As the effect varies more greatly, the relative area of the segments is made smaller. The invention addresses the situation in which the proximity effect varies relatively little for a given distance from the proximity feature, then drops off quickly above the given distance; in such a case the segments would be wide inside the given distance and more narrow beyond it. Then instep 102 the area of the device structures G′, I′ within each segment is determined. Note that these first three steps are typically carried out by the geometric extraction software tool. - In step 103 a proximity value is attached to each area of the modeled device within each segment, factoring in the assigned proximity value from
step 101 and the amount of area in each segment determined fromstep 102. Then in step 104 a “shift parameter” is generated by integrating the individual proximity values across the total area of the modeled device, and instep 105 the integrated shift parameter is applied to the device model. Thus, the model can take these areas and produce a threshold voltage shift parameter by integrating a Vt shift function across the device area. Based on an understanding of the distribution of scattered dopants as a function of distance from the mask edge, an average Vt increase can be assigned to each of the area buckets identified above, which is then averaged across the channel area. Finally steps 5-7 ofFIG. 1 can be carried out. Note that steps 103-105 are carried out using the HSPICE or PWRSPICE device modeling software. - A representative hardware environment for practicing the present invention is depicted in
FIG. 5 , which illustrates a typical hardware configuration of an information handling/computer system in accordance with the subject invention, having at least one processor or central processing unit (CPU) 30.CPUs 30 are interconnected viasystem bus 12 to random access memory (RAM) 20, read-only memory (ROM) 40, an input/output (I/O)adapter 60 for connecting peripheral devices, a keyboard, mouse, display, or printer, and tomass storage 50 having disk units and/or tape drives. The invention as embodied in software is stored on a program storage device readable by the disk ortape units 50. The software instructions of the invention are read intoarea 10 ofRAM storage 20, and are processed by the CPU(s) 30 under the control of the operating system software OS 15. - While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/866,796 US20080022237A1 (en) | 2002-08-15 | 2007-10-03 | Device modeling for proximity effects |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US40370902P | 2002-08-15 | 2002-08-15 | |
US10/248,853 US7302376B2 (en) | 2002-08-15 | 2003-02-25 | Device modeling for proximity effects |
US11/866,796 US20080022237A1 (en) | 2002-08-15 | 2007-10-03 | Device modeling for proximity effects |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/248,853 Continuation US7302376B2 (en) | 2002-08-15 | 2003-02-25 | Device modeling for proximity effects |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080022237A1 true US20080022237A1 (en) | 2008-01-24 |
Family
ID=31720213
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/248,853 Expired - Fee Related US7302376B2 (en) | 2002-08-15 | 2003-02-25 | Device modeling for proximity effects |
US11/866,796 Abandoned US20080022237A1 (en) | 2002-08-15 | 2007-10-03 | Device modeling for proximity effects |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/248,853 Expired - Fee Related US7302376B2 (en) | 2002-08-15 | 2003-02-25 | Device modeling for proximity effects |
Country Status (1)
Country | Link |
---|---|
US (2) | US7302376B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7870517B1 (en) * | 2006-04-28 | 2011-01-11 | Cadence Design Systems, Inc. | Method and mechanism for implementing extraction for an integrated circuit design |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006178907A (en) * | 2004-12-24 | 2006-07-06 | Matsushita Electric Ind Co Ltd | Circuit simulation method and device |
US7824933B2 (en) * | 2005-03-08 | 2010-11-02 | International Business Machines Corporation | Method of determining n-well scattering effects on FETs |
US7337420B2 (en) * | 2005-07-29 | 2008-02-26 | International Business Machines Corporation | Methodology for layout-based modulation and optimization of nitride liner stress effect in compact models |
US20080157159A1 (en) * | 2006-12-28 | 2008-07-03 | International Business Machines Corporation | Highly tunable metal-on-semiconductor varactor |
US8224637B1 (en) * | 2007-04-02 | 2012-07-17 | Xilinx, Inc. | Method and apparatus for modeling transistors in an integrated circuit design |
US7584438B2 (en) * | 2007-06-01 | 2009-09-01 | Synopsys, Inc. | Method for rapid estimation of layout-dependent threshold voltage variation in a MOSFET array |
US8099702B2 (en) * | 2008-07-30 | 2012-01-17 | Synopsys, Inc. | Method and apparatus for proximate placement of sequential cells |
US9009638B1 (en) | 2013-12-30 | 2015-04-14 | International Business Machines Corporation | Estimating transistor characteristics and tolerances for compact modeling |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5822218A (en) * | 1996-08-27 | 1998-10-13 | Clemson University | Systems, methods and computer program products for prediction of defect-related failures in integrated circuits |
US20020133801A1 (en) * | 2001-03-13 | 2002-09-19 | Mentor Graphics Corporation | Method of compensating for etch effects in photolithographic processing |
US20020157083A1 (en) * | 2001-04-23 | 2002-10-24 | Kabushiki Kaisha Toshiba | Exposure mask pattern correction method, pattern formation method, and a program product for operating a computer |
US20030046653A1 (en) * | 2001-08-31 | 2003-03-06 | Numerical Technologies, Inc. | Microloading effect correction |
US20030088847A1 (en) * | 2001-11-07 | 2003-05-08 | Numerical Technologies, Inc. | Method of incorporating lens aberration information into various process flows |
US20030192015A1 (en) * | 2002-04-04 | 2003-10-09 | Numerical Technologies, Inc. | Method and apparatus to facilitate test pattern design for model calibration and proximity correction |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61160975A (en) | 1985-01-08 | 1986-07-21 | Matsushita Electric Ind Co Ltd | Mos field effect transistor |
JPH0770544B2 (en) | 1986-06-10 | 1995-07-31 | 松下電器産業株式会社 | Method for manufacturing semiconductor device |
US5070455A (en) * | 1989-11-22 | 1991-12-03 | Singer Imaging, Inc. | Imaging system and method using scattered and diffused radiation |
US5200910A (en) * | 1991-01-30 | 1993-04-06 | The Board Of Trustees Of The Leland Stanford University | Method for modelling the electron density of a crystal |
US5447810A (en) * | 1994-02-09 | 1995-09-05 | Microunity Systems Engineering, Inc. | Masks for improved lithographic patterning for off-axis illumination lithography |
JP2910611B2 (en) * | 1995-03-30 | 1999-06-23 | 日本電気株式会社 | Shape simulation method |
US5761481A (en) * | 1995-05-04 | 1998-06-02 | Advanced Micro Devices, Inc. | Semiconductor simulator tool for experimental N-channel transistor modeling |
JP3003588B2 (en) * | 1996-09-18 | 2000-01-31 | 日本電気株式会社 | Ion implantation simulation method |
JP3102362B2 (en) * | 1996-10-31 | 2000-10-23 | 日本電気株式会社 | Ion implantation simulation method |
US5821014A (en) * | 1997-02-28 | 1998-10-13 | Microunity Systems Engineering, Inc. | Optical proximity correction method for intermediate-pitch features using sub-resolution scattering bars on a mask |
GB9706154D0 (en) * | 1997-03-25 | 1997-05-14 | Philips Electronics Nv | Circuit simulator |
US6051027A (en) * | 1997-08-01 | 2000-04-18 | Lucent Technologies | Efficient three dimensional extraction |
US6285969B1 (en) * | 1998-05-22 | 2001-09-04 | The Regents Of The University Of California | Use of single scatter electron monte carlo transport for medical radiation sciences |
US6438733B1 (en) * | 1999-03-04 | 2002-08-20 | Simplex Solutions, Inc. | IC substrate noise modeling with improved surface gridding technique |
US6934669B1 (en) * | 1999-08-26 | 2005-08-23 | Roberto Suaya | Capacitance measurements for an integrated circuit |
US6898561B1 (en) * | 1999-12-21 | 2005-05-24 | Integrated Device Technology, Inc. | Methods, apparatus and computer program products for modeling integrated circuit devices having reduced linewidths |
JP2002110808A (en) * | 2000-09-29 | 2002-04-12 | Toshiba Microelectronics Corp | Lsi layout design system, layout design method, layout design program, and semiconductor integrated circuit device |
US7096174B2 (en) * | 2001-07-17 | 2006-08-22 | Carnegie Mellon University | Systems, methods and computer program products for creating hierarchical equivalent circuit models |
-
2003
- 2003-02-25 US US10/248,853 patent/US7302376B2/en not_active Expired - Fee Related
-
2007
- 2007-10-03 US US11/866,796 patent/US20080022237A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5822218A (en) * | 1996-08-27 | 1998-10-13 | Clemson University | Systems, methods and computer program products for prediction of defect-related failures in integrated circuits |
US20020133801A1 (en) * | 2001-03-13 | 2002-09-19 | Mentor Graphics Corporation | Method of compensating for etch effects in photolithographic processing |
US20020157083A1 (en) * | 2001-04-23 | 2002-10-24 | Kabushiki Kaisha Toshiba | Exposure mask pattern correction method, pattern formation method, and a program product for operating a computer |
US20030046653A1 (en) * | 2001-08-31 | 2003-03-06 | Numerical Technologies, Inc. | Microloading effect correction |
US20030088847A1 (en) * | 2001-11-07 | 2003-05-08 | Numerical Technologies, Inc. | Method of incorporating lens aberration information into various process flows |
US20030192015A1 (en) * | 2002-04-04 | 2003-10-09 | Numerical Technologies, Inc. | Method and apparatus to facilitate test pattern design for model calibration and proximity correction |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7870517B1 (en) * | 2006-04-28 | 2011-01-11 | Cadence Design Systems, Inc. | Method and mechanism for implementing extraction for an integrated circuit design |
US8316331B1 (en) | 2006-04-28 | 2012-11-20 | Cadence Design Systems, Inc. | Method and mechanism for implementing extraction for an integrated circuit design |
US8375342B1 (en) | 2006-04-28 | 2013-02-12 | Cadence Design Systems, Inc. | Method and mechanism for implementing extraction for an integrated circuit design |
US8635574B1 (en) | 2006-04-28 | 2014-01-21 | Cadence Design Systems, Inc. | Method and mechanism for implementing extraction for an integrated circuit design |
Also Published As
Publication number | Publication date |
---|---|
US20040034517A1 (en) | 2004-02-19 |
US7302376B2 (en) | 2007-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20080022237A1 (en) | Device modeling for proximity effects | |
KR101006264B1 (en) | Designer's intent tolerance bands for proximity correction and checking | |
US8095894B2 (en) | Changing a design rule for forming LSI pattern based on evaluating effectiveness of optical proximity corrected patterns | |
US8196068B2 (en) | Modeling critical-dimension (CD) scanning-electron-microscopy (CD-SEM) CD extraction | |
US11120182B2 (en) | Methodology of incorporating wafer physical measurement with digital simulation for improving semiconductor device fabrication | |
US7743357B2 (en) | Method and apparatus for determining a process model that models the impact of CAR/PEB on the resist profile | |
JP5390154B2 (en) | Circuit simulation apparatus, circuit simulation method, and program | |
US20170220723A1 (en) | 3d resist profile aware resolution enhancement techniques | |
US7549143B2 (en) | Method and device for checking lithography data | |
US20140337810A1 (en) | Modular platform for integrated circuit design analysis and verification | |
US10596219B2 (en) | Logic-driven layout verification | |
US6760892B2 (en) | Apparatus for evaluating lithography process margin simulating layout pattern of semiconductor device | |
JP2011222835A (en) | Integrated circuit manufacturing/designing method and program | |
US20190155143A1 (en) | Method And System For Cross-Tile OPC Consistency | |
US7340713B2 (en) | Method and apparatus for determining a proximity correction using a visible area model | |
US9798226B2 (en) | Pattern optical similarity determination | |
US7979815B2 (en) | Compact model methodology for PC landing pad lithographic rounding impact on device performance | |
US7281224B2 (en) | Wide geometry recognition by using circle-tangent variable spacing model | |
Gupta et al. | Modeling edge placement error distribution in standard cell library | |
EP1862857B1 (en) | Method and apparatus for determining a process model for integrated circuit fabrication | |
US20100023905A1 (en) | Critical Area Deterministic Sampling | |
Salem | Electrical Design for Manufacturability Solutions: Fast Systematic Variation Analysis and Design Enhancement Techniques |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |