US20070252275A1 - Chip packaging structure - Google Patents
Chip packaging structure Download PDFInfo
- Publication number
- US20070252275A1 US20070252275A1 US11/772,247 US77224707A US2007252275A1 US 20070252275 A1 US20070252275 A1 US 20070252275A1 US 77224707 A US77224707 A US 77224707A US 2007252275 A1 US2007252275 A1 US 2007252275A1
- Authority
- US
- United States
- Prior art keywords
- layer
- metallic
- metallic layer
- bump
- formed over
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0235—Shape of the redistribution layers
- H01L2224/02351—Shape of the redistribution layers comprising interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05024—Disposition the internal layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
- H01L2224/05027—Disposition the internal layer being disposed in a recess of the surface the internal layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05172—Vanadium [V] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0495—5th Group
- H01L2924/04953—TaN
Definitions
- the chip In the flip chip package technology, the chip is flipped over and then attached to a substrate or a printed circuit board (PCB). On the active surface of the chip, the bonding pads are arranged in area arrays, and an under-bump-metallurgy layer and a bump such as a solder bump are sequentially formed over each of the bonding pads. Then, the chip is flipped over and attached to the contacts on the surface of the substrate or a printed circuit board (PCB) via the bumps.
- the flip chip bonding technology is suitable to be used to fabricate chip packages with high pin counts. Due to the advantages of reducing package dimension and shortening signal transmission path in the package structure, the flip chip package technology has been widely adopted in the package fabrication.
- bonding pad redistribution technique has been developed to serve as a compromise to bridge the gap in this transition stage.
- the bonding pads close to the periphery region originally for bonding with bonding wires are redistributed into an array that facilitates the attachment of bumps in preparation for forming a flip chip package.
- FIG. 1 is schematic cross-sectional view of a conventional chip structure.
- the chip structure 100 mainly comprises a chip 110 , a redistribution layer 120 , a passivation layer 130 and at least a bump 150 .
- the chip 110 has an active surface 112 , a passivation layer 114 and at least a bonding pad 116 .
- the passivation layer 114 and the bonding pad 116 are disposed on the active surface 112 of the chip 110 .
- the passivation layer 114 exposes the bonding pad 116 .
- the passivation layer 114 is fabricated using an inorganic compound including silicon oxide or silicon nitride, for example.
- the redistribution layer 120 is electrically connected to the bonding pad 116 .
- the passivation layer 130 is formed over the redistribution layer 120 .
- the passivation layer 130 has at least an opening 132 with sidewalls perpendicular to the active surface 112 of the chip 110 for exposing a portion of the redistribution layer 120 .
- a conventional redistribution layer 120 is a composite stack film including four metallic layers such as titanium/copper/titanium/copper.
- the redistribution layer 120 is able to serve also as an under-bump-metallurgy layer.
- the bump 150 is directly connected to the redistribution layer 120 exposed by the opening 132 . Since SnPb alloy has better bonding properties, the bump is normally fabricated using SnPb alloy having a Sn/Pb weight ratio between 63:37 to 5:95.
- the bump 150 is connected to the redistribution layer 120 via the opening 132 in the passivation layer 130 , the probability of the flip chip cracking or peeling is high during a shearing test. In other words, the lifetime of the chip will be reduced.
- the present invention provides a chip structure capable of maintaining a strong bonding strength between a bump and the node of a redistribution layer for a prolonged period so that overall lifetime of the chip is increased.
- the chip structure comprising a chip, a redistribution layer, a second passivation layer and at least a bump.
- the chip has a first passivation layer and at least a bonding pad.
- the bonding pad is exposed by the first passivation layer, and the first passivation layer has at least a recess.
- the redistribution layer is formed over the first passivation layer and is electrically connected to the bonding pad. Furthermore, the redistribution layer extends from the bonding pad to the recess.
- the second passivation layer having an opening that exposes the redistribution layer above the recess is formed over the first passivation layer and the redistribution layer.
- the bump is electrically connected with the redistribution layer above the recess via the opening.
- an obtuse angle is formed between a sidewall of the recess and a bottom surface of the recess.
- an obtuse angle is formed between a sidewall of the opening and a bottom surface of the opening.
- the chip structure of the invention further comprises at least an under-bump-metallurgy layer disposed between the exposed redistribution layer and the bump.
- the under-bump-metallurgy layer is a composite stack film including a first metallic layer, a second metallic layer and a third metallic layer, for example.
- the first metallic layer is formed over the exposed redistribution layer.
- the second metallic layer is formed over the first metallic layer.
- the third metallic layer is formed over the second metallic layer.
- the first metallic layer is fabricated using a material including, for example, aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride or chromium.
- the second metallic layer is fabricated using a material including, for example, nickel-vanadium alloy or copper-chromium alloy.
- the third metallic layer is fabricated using a metal such as copper or an alloy.
- the under-bump-metallurgy layer further comprises at least an electroplated layer over the third metallic layer.
- the electroplated layer is an electroplated copper layer, an electroplated or electroless plated nickel layer, an electroless plated gold layer or combination thereof.
- the under-bump-metallurgy layer is a composite stack film including a first metallic layer and a second metallic layer.
- the first metallic layer is formed over the exposed redistribution layer.
- the second metallic layer is formed over the first metallic layer.
- the first metallic layer is fabricated using a material including, for example, aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride or chromium.
- the second metallic layer is fabricated using a metallic material such as copper or an alloy.
- the under-bump-metallurgy layer further comprises at least an eletroplated layer over the second metallic layer.
- the electroplated layer is, for example, an electroplated copper layer, an electroplated, an electroless plated nickel layer, an electroless plated gold layer or combination thereof.
- the redistribution layer is a composite stack film including a first metallic layer, a second metallic layer and a third metallic layer.
- the first metallic layer is formed over the first passivation layer.
- the second metallic layer is formed over the first metallic layer.
- the third metallic layer is formed over the second metallic layer.
- the first metallic layer is fabricated using a material including, for example, aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride or chromium.
- the second metallic layer is fabricated using a material including, for example, nickel-vanadium alloy or copper-chromium alloy.
- the third metallic layer is fabricated using a metal such as copper or an alloy.
- the redistribution layer is a composite stack film including a first metallic layer and a second metallic layer.
- the first metallic layer is formed over the first passivation layer.
- the second metallic layer is formed over the first metallic layer.
- the first metallic layer is fabricated using a material including, for example, aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride or chromium.
- the second metallic layer is fabricated using a metal such as copper or an alloy.
- FIG. 1 is schematic cross-sectional view of a conventional chip structure.
- FIG. 2 is a schematic cross-sectional view of a chip structure according to one preferred embodiment of this invention.
- FIG. 3 is a cross-sectional diagram showing the redistribution layer in FIG. 2 matching with another under-bump-metallurgy layer.
- FIG. 4 is a cross-sectional diagram showing the redistribution layer in FIG. 2 matching with yet another under-bump-metallurgy layer.
- FIG. 5 is a cross-sectional diagram showing the redistribution layer in FIG. 2 matching with yet another under-bump-metallurgy layer.
- FIG. 6 is a schematic cross-sectional view of a chip structure according to another preferred embodiment of this invention.
- FIG. 7 is a cross-sectional diagram showing the redistribution layer in FIG. 6 matching with another under-bump-metallurgy layer.
- FIG. 8 is a cross-sectional diagram showing the redistribution layer in FIG. 6 matching with yet another under-bump-metallurgy layer.
- FIG. 9 is a cross-sectional diagram showing the redistribution layer in FIG. 6 matching with yet another under-bump-metallurgy layer.
- FIG. 2 is a schematic cross-sectional view of a chip structure according to an embodiment of the present invention.
- the chip structure 200 mainly comprises a chip 210 , a redistribution layer 220 , a passivation layer 230 and at least a bump 250 .
- the chip 210 has an active surface 212 , a passivation layer 214 and at least a bonding pad 216 .
- the passivation layer 214 and the bonding pad 216 are formed on the active surface 212 of the chip 210 .
- the bonding pad 216 is exposed by the passivation layer 214 .
- the passivation layer 214 has at least a recess 218 constructed therein.
- the recess 218 has a wide-top narrow-bottom cross-sectional profile similar to a trapezium. In other words, an obtuse angle 219 is formed between a sidewall of the recess 218 and a bottom surface of the recess 218 .
- the chip 210 is fabricated using a semiconductor material including silicon or germanium, for example.
- the passivation layer 214 is fabricated using a material including, for example, silicon oxide, silicon nitride or phosphosilicate glass (PSG).
- the passivation layer 214 is a composite stack film including alternately stacked layers of the aforementioned inorganic compound.
- the bonding pad 216 is fabricated using a metallic material such as aluminum or copper.
- the redistribution layer 220 is formed over the passivation layer 214 and is electrically connected to the bonding pad 216 . Furthermore, the redistribution layer 220 extends from the bonding pad 216 to the recess 218 . A portion of the redistribution layer 220 is located over the passivation layer 214 above the recess 218 . As shown in FIG. 3 , the redistribution layer 220 is a composite stack film including three metallic layers 221 , 223 and 225 . The metallic layer 221 is formed over the passivation layer 214 . The metallic layer 223 is formed over the metallic layer 221 and the metallic layer 225 is formed over the metallic layer 223 .
- the metallic layer 221 is fabricated using aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride or chromium, for example.
- the metallic layer 223 is fabricated using nickel-vanadium alloy or chromium-copper alloy, for example.
- the metallic layer 225 is fabricated using a metallic material such as copper or an alloy.
- the passivation layer 230 having an opening 232 is formed over the passivation layer 214 and the redistribution layer 220 . A portion of the redistribution layer 220 above the recess 218 is exposed by the opening 232 . Furthermore, the opening 232 has a top-wide, bottom-narrow cross-section similar to a trapezium. In other words, an obtuse angle 319 is formed between a sidewall of the opening 232 and a bottom surface of the opening 232 .
- the bump 250 is disposed over the redistribution layer 220 exposed by the opening 232 of the passivation layer 230 .
- the bump 250 is electrically connected to the redistribution layer 220 above the recess 218 .
- the bump 250 is fabricated using material such as Sn—Pb alloy with a Sn/Pb weight ratio of 63% to 37% or a Sn/Pb ratio of 5% to 95% or a composite bump with different Sn/Pb weight ratio. Through the profile and angle 219 of the recess 218 , the bonding strength between the redistribution layer 220 and the bump 250 is strengthened.
- an additional under-bump-metallurgy layer 240 may be formed between the redistribution layer 220 and the bump 250 to increase their bonding strength even further.
- an under-bump-metallurgy layer 240 may optionally be disposed on a portion of the passivation layer 230 and the redistribution layer 220 exposed by the opening 232 of the passivation layer 230 .
- the under-bump-metallurgy layer 240 is preferably disposed between the redistribution layer 220 and the bump 250 .
- the under-bump-metallurgy layer 240 is a composite stack film including three metallic layers 242 , 244 and 246 , for example.
- the metallic layer 242 is formed over the redistribution layer 220 exposed by the opening 232 .
- the metallic layer 244 is formed over the metallic layer 242 and the metallic layer 246 is formed over the metallic layer 244 .
- the metallic layer 242 serves to increase the bonding strength between the redistribution layer 220 and the metallic layer 244 .
- the metallic layer 244 serves to prevent possible migration of tin from the bump 250 and cause unwanted structure damage or signal transmission degradation.
- the metallic layer 246 serves to increase the adhesive strength between the under-bump-metallurgy layer 240 and the bump 250 so that the bump 250 can easily adhere to the under-bump-metallurgy layer 240 , for example.
- an electroplated layer 248 is also formed over the metallic layer 246 .
- the electroplated layer 248 is formed between the third metallic layer 246 and the bump 250 , for example.
- the metallic layer 222 is fabricated using aluminum, titanium, titanium-tungsten alloy, titanium nitride, tantalum, tantalum nitride or chromium, for example.
- the metallic layer 224 is fabricated using nickel-vanadium alloy or chromium-copper alloy, for example.
- the metallic layer 226 is fabricated using a metallic material such as copper or an alloy.
- the electroplated layer 248 is an electroplated copper layer, an electroplated, an electroless nickel layer, an electroless plated gold layer or combination thereof.
- the aforementioned structure is constructed using a redistribution layer with three metallic layers and an under-bump-metallurgy layer with four metallic layers.
- this invention also permits other combinations such as a three-layered redistribution layer with a two-layered under-bump-metallurgy layer (as shown in FIG. 3 ), a three-layered redistribution layer with a three-layered under-bump-metallurgy layer (as shown in FIG. 4 ), a three-layered redistribution layer with a five-layered under-bump-metallurgy layer (as shown in FIG. 5 ).
- the bump 250 is connected to the redistribution layer 220 above the recess 218 via the under-bump-metallurgy layer 240 .
- the bump 250 on the under-bump-metallurgy layer 240 has a better structural strength. The higher structural strength prevents the bump 250 from cracking or peeling during the under-bump-metallurgy layer and leads to a longer lifetime for the chip structure.
- FIG. 6 is a schematic cross-sectional view of a chip structure according to another embodiment of this invention.
- the redistribution layer 320 comprises two metallic layers 321 and 323 .
- the metallic layer 321 is formed over the passivation layer 314 and the metallic layer 323 is formed over the metallic layer 321 .
- the metallic layer is fabricated using aluminum, titanium, titanium-tungsten alloy, titanium nitride, tantalum, tantalum nitride or chromium.
- the metallic layer 323 is fabricated using copper, for example.
- the under-bump-metallurgy layer 340 also comprises two metallic layers 342 and 344 .
- the metallic layer 342 is formed over the redistribution layer 320 and the metallic layer 344 is formed over the metallic layer 342 .
- the metallic layer 342 is fabricated using aluminum, titanium, titanium-tungsten alloy, titanium nitride, tantalum, tantalum nitride or chromium.
- the metallic layer 344 is fabricated using copper, for example.
- the aforementioned structure is constructed using a redistribution layer with two metallic layers and an under-bump-metallurgy layer with two metallic layers.
- this invention also permits other combinations such as a two-layered redistribution layer with a three-layered under-bump-metallurgy layer (as shown in FIG. 7 ), a two-layered redistribution layer with a four-layered under-bump-metallurgy layer (as shown in FIG. 8 ), a two-layered redistribution layer with a five-layered under-bump-metallurgy layer (as shown in FIG. 9 ).
- the chip structure according to this invention has at least the following advantages:
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
Abstract
A chip structure comprising a chip, a redistribution layer, a second passivation layer and at least a bump is provided. The chip has a first passivation layer and at least a bonding pad. The first passivation layer exposes the bonding pad and has at least a recess. The redistribution layer is formed over the first passivation layer and electrically connected to the bonding pad. Furthermore, the redistribution layer also extends from the bonding pad to the recess. The second passivation layer is formed over the first passivation layer and the redistribution layer. The second passivation layer also has an opening that exposes the redistribution layer above the recess. The bump passes through the opening and connects electrically with the redistribution layer above the recess.
Description
- This is a continuing application U.S. application Ser. No. 10/709,953, filed Jun. 9, 2004, which claims the priority benefit of Taiwan application serial no. 92115490, filed on Jun. 9, 2003. All disclosure of this application is incorporated herein by reference.
- 1. Field of Invention
- The present invention relates to a chip structure. More particularly, the present invention relates to a chip with structural reinforcement between a bump on an under-bump metallurgy layer and a redistribution layer.
- 2. Description of Related Art
- In the flip chip package technology, the chip is flipped over and then attached to a substrate or a printed circuit board (PCB). On the active surface of the chip, the bonding pads are arranged in area arrays, and an under-bump-metallurgy layer and a bump such as a solder bump are sequentially formed over each of the bonding pads. Then, the chip is flipped over and attached to the contacts on the surface of the substrate or a printed circuit board (PCB) via the bumps. The flip chip bonding technology is suitable to be used to fabricate chip packages with high pin counts. Due to the advantages of reducing package dimension and shortening signal transmission path in the package structure, the flip chip package technology has been widely adopted in the package fabrication.
- As flip chip packages become popular, more and more products are packaged using the flip chip technique. However, changing the original chip design to fit the packaging mode is highly uneconomical. Hence, bonding pad redistribution technique has been developed to serve as a compromise to bridge the gap in this transition stage. Through a redistribution layer on the surface of a chip, the bonding pads close to the periphery region originally for bonding with bonding wires are redistributed into an array that facilitates the attachment of bumps in preparation for forming a flip chip package.
-
FIG. 1 is schematic cross-sectional view of a conventional chip structure. As shown inFIG. 1 , thechip structure 100 mainly comprises achip 110, aredistribution layer 120, apassivation layer 130 and at least abump 150. Thechip 110 has anactive surface 112, apassivation layer 114 and at least abonding pad 116. Thepassivation layer 114 and thebonding pad 116 are disposed on theactive surface 112 of thechip 110. Thepassivation layer 114 exposes thebonding pad 116. Thepassivation layer 114 is fabricated using an inorganic compound including silicon oxide or silicon nitride, for example. Theredistribution layer 120 is electrically connected to thebonding pad 116. Thepassivation layer 130 is formed over theredistribution layer 120. Thepassivation layer 130 has at least anopening 132 with sidewalls perpendicular to theactive surface 112 of thechip 110 for exposing a portion of theredistribution layer 120. It should be noted that aconventional redistribution layer 120 is a composite stack film including four metallic layers such as titanium/copper/titanium/copper. Thus, theredistribution layer 120 is able to serve also as an under-bump-metallurgy layer. Thebump 150 is directly connected to theredistribution layer 120 exposed by theopening 132. Since SnPb alloy has better bonding properties, the bump is normally fabricated using SnPb alloy having a Sn/Pb weight ratio between 63:37 to 5:95. - Because the
bump 150 is connected to theredistribution layer 120 via theopening 132 in thepassivation layer 130, the probability of the flip chip cracking or peeling is high during a shearing test. In other words, the lifetime of the chip will be reduced. - Accordingly, the present invention provides a chip structure capable of maintaining a strong bonding strength between a bump and the node of a redistribution layer for a prolonged period so that overall lifetime of the chip is increased.
- According to an embodiment of the present invention, the chip structure comprising a chip, a redistribution layer, a second passivation layer and at least a bump is provided. The chip has a first passivation layer and at least a bonding pad. The bonding pad is exposed by the first passivation layer, and the first passivation layer has at least a recess. The redistribution layer is formed over the first passivation layer and is electrically connected to the bonding pad. Furthermore, the redistribution layer extends from the bonding pad to the recess. The second passivation layer having an opening that exposes the redistribution layer above the recess is formed over the first passivation layer and the redistribution layer. The bump is electrically connected with the redistribution layer above the recess via the opening.
- According to the embodiment of this invention, an obtuse angle is formed between a sidewall of the recess and a bottom surface of the recess. Similarly, an obtuse angle is formed between a sidewall of the opening and a bottom surface of the opening. In addition, the chip structure of the invention further comprises at least an under-bump-metallurgy layer disposed between the exposed redistribution layer and the bump.
- According to one preferred embodiment of this invention, the under-bump-metallurgy layer is a composite stack film including a first metallic layer, a second metallic layer and a third metallic layer, for example. The first metallic layer is formed over the exposed redistribution layer. The second metallic layer is formed over the first metallic layer. The third metallic layer is formed over the second metallic layer. The first metallic layer is fabricated using a material including, for example, aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride or chromium. The second metallic layer is fabricated using a material including, for example, nickel-vanadium alloy or copper-chromium alloy. The third metallic layer is fabricated using a metal such as copper or an alloy. The under-bump-metallurgy layer further comprises at least an electroplated layer over the third metallic layer. The electroplated layer is an electroplated copper layer, an electroplated or electroless plated nickel layer, an electroless plated gold layer or combination thereof.
- According to one preferred embodiment of this invention, the under-bump-metallurgy layer is a composite stack film including a first metallic layer and a second metallic layer. The first metallic layer is formed over the exposed redistribution layer. The second metallic layer is formed over the first metallic layer. The first metallic layer is fabricated using a material including, for example, aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride or chromium. The second metallic layer is fabricated using a metallic material such as copper or an alloy. The under-bump-metallurgy layer further comprises at least an eletroplated layer over the second metallic layer. The electroplated layer is, for example, an electroplated copper layer, an electroplated, an electroless plated nickel layer, an electroless plated gold layer or combination thereof.
- According to one preferred embodiment of this invention, the redistribution layer is a composite stack film including a first metallic layer, a second metallic layer and a third metallic layer. The first metallic layer is formed over the first passivation layer. The second metallic layer is formed over the first metallic layer. The third metallic layer is formed over the second metallic layer. The first metallic layer is fabricated using a material including, for example, aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride or chromium. The second metallic layer is fabricated using a material including, for example, nickel-vanadium alloy or copper-chromium alloy. The third metallic layer is fabricated using a metal such as copper or an alloy.
- According to one preferred embodiment of this invention, the redistribution layer is a composite stack film including a first metallic layer and a second metallic layer. The first metallic layer is formed over the first passivation layer. The second metallic layer is formed over the first metallic layer. The first metallic layer is fabricated using a material including, for example, aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride or chromium. The second metallic layer is fabricated using a metal such as copper or an alloy.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
-
FIG. 1 is schematic cross-sectional view of a conventional chip structure. -
FIG. 2 is a schematic cross-sectional view of a chip structure according to one preferred embodiment of this invention. -
FIG. 3 is a cross-sectional diagram showing the redistribution layer inFIG. 2 matching with another under-bump-metallurgy layer. -
FIG. 4 is a cross-sectional diagram showing the redistribution layer inFIG. 2 matching with yet another under-bump-metallurgy layer. -
FIG. 5 is a cross-sectional diagram showing the redistribution layer inFIG. 2 matching with yet another under-bump-metallurgy layer. -
FIG. 6 is a schematic cross-sectional view of a chip structure according to another preferred embodiment of this invention. -
FIG. 7 is a cross-sectional diagram showing the redistribution layer inFIG. 6 matching with another under-bump-metallurgy layer. -
FIG. 8 is a cross-sectional diagram showing the redistribution layer inFIG. 6 matching with yet another under-bump-metallurgy layer. -
FIG. 9 is a cross-sectional diagram showing the redistribution layer inFIG. 6 matching with yet another under-bump-metallurgy layer. - Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
-
FIG. 2 is a schematic cross-sectional view of a chip structure according to an embodiment of the present invention. As shown inFIG. 2 , thechip structure 200 mainly comprises achip 210, aredistribution layer 220, apassivation layer 230 and at least abump 250. Thechip 210 has anactive surface 212, apassivation layer 214 and at least abonding pad 216. Thepassivation layer 214 and thebonding pad 216 are formed on theactive surface 212 of thechip 210. Furthermore, thebonding pad 216 is exposed by thepassivation layer 214. It should be note that thepassivation layer 214 has at least arecess 218 constructed therein. Therecess 218 has a wide-top narrow-bottom cross-sectional profile similar to a trapezium. In other words, anobtuse angle 219 is formed between a sidewall of therecess 218 and a bottom surface of therecess 218. - In this embodiment, the
chip 210 is fabricated using a semiconductor material including silicon or germanium, for example. Thepassivation layer 214 is fabricated using a material including, for example, silicon oxide, silicon nitride or phosphosilicate glass (PSG). Thepassivation layer 214 is a composite stack film including alternately stacked layers of the aforementioned inorganic compound. Thebonding pad 216 is fabricated using a metallic material such as aluminum or copper. - The
redistribution layer 220 is formed over thepassivation layer 214 and is electrically connected to thebonding pad 216. Furthermore, theredistribution layer 220 extends from thebonding pad 216 to therecess 218. A portion of theredistribution layer 220 is located over thepassivation layer 214 above therecess 218. As shown inFIG. 3 , theredistribution layer 220 is a composite stack film including threemetallic layers metallic layer 221 is formed over thepassivation layer 214. Themetallic layer 223 is formed over themetallic layer 221 and themetallic layer 225 is formed over themetallic layer 223. It should be noted that themetallic layer 221 is fabricated using aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride or chromium, for example. Themetallic layer 223 is fabricated using nickel-vanadium alloy or chromium-copper alloy, for example. Themetallic layer 225 is fabricated using a metallic material such as copper or an alloy. - The
passivation layer 230 having anopening 232 is formed over thepassivation layer 214 and theredistribution layer 220. A portion of theredistribution layer 220 above therecess 218 is exposed by theopening 232. Furthermore, theopening 232 has a top-wide, bottom-narrow cross-section similar to a trapezium. In other words, anobtuse angle 319 is formed between a sidewall of theopening 232 and a bottom surface of theopening 232. - The
bump 250 is disposed over theredistribution layer 220 exposed by theopening 232 of thepassivation layer 230. Thebump 250 is electrically connected to theredistribution layer 220 above therecess 218. Thebump 250 is fabricated using material such as Sn—Pb alloy with a Sn/Pb weight ratio of 63% to 37% or a Sn/Pb ratio of 5% to 95% or a composite bump with different Sn/Pb weight ratio. Through the profile andangle 219 of therecess 218, the bonding strength between theredistribution layer 220 and thebump 250 is strengthened. - Aside from connecting the
bump 250 directly to theredistribution layer 220 exposed by theopening 232, an additional under-bump-metallurgy layer 240 may be formed between theredistribution layer 220 and thebump 250 to increase their bonding strength even further. The following describes in more detail the structural relationship and connection of the under-bump-metallurgy layer 240 with its neighboring layers. - As shown in
FIG. 2 , an under-bump-metallurgy layer 240 may optionally be disposed on a portion of thepassivation layer 230 and theredistribution layer 220 exposed by theopening 232 of thepassivation layer 230. In the chip structure, the under-bump-metallurgy layer 240 is preferably disposed between theredistribution layer 220 and thebump 250. The under-bump-metallurgy layer 240 is a composite stack film including threemetallic layers metallic layer 242 is formed over theredistribution layer 220 exposed by theopening 232. Themetallic layer 244 is formed over themetallic layer 242 and themetallic layer 246 is formed over themetallic layer 244. Themetallic layer 242 serves to increase the bonding strength between theredistribution layer 220 and themetallic layer 244. Themetallic layer 244 serves to prevent possible migration of tin from thebump 250 and cause unwanted structure damage or signal transmission degradation. Themetallic layer 246 serves to increase the adhesive strength between the under-bump-metallurgy layer 240 and thebump 250 so that thebump 250 can easily adhere to the under-bump-metallurgy layer 240, for example. - In addition, an
electroplated layer 248 is also formed over themetallic layer 246. The electroplatedlayer 248 is formed between the thirdmetallic layer 246 and thebump 250, for example. It should be noted that the metallic layer 222 is fabricated using aluminum, titanium, titanium-tungsten alloy, titanium nitride, tantalum, tantalum nitride or chromium, for example. The metallic layer 224 is fabricated using nickel-vanadium alloy or chromium-copper alloy, for example. The metallic layer 226 is fabricated using a metallic material such as copper or an alloy. The electroplatedlayer 248 is an electroplated copper layer, an electroplated, an electroless nickel layer, an electroless plated gold layer or combination thereof. - The aforementioned structure is constructed using a redistribution layer with three metallic layers and an under-bump-metallurgy layer with four metallic layers. However, this invention also permits other combinations such as a three-layered redistribution layer with a two-layered under-bump-metallurgy layer (as shown in
FIG. 3 ), a three-layered redistribution layer with a three-layered under-bump-metallurgy layer (as shown inFIG. 4 ), a three-layered redistribution layer with a five-layered under-bump-metallurgy layer (as shown inFIG. 5 ). - When the under-bump-
metallurgy layer 240 is formed over theredistribution layer 220 exposed by theopening 232 of thepassivation layer 230, thebump 250 is connected to theredistribution layer 220 above therecess 218 via the under-bump-metallurgy layer 240. Hence, thebump 250 on the under-bump-metallurgy layer 240 has a better structural strength. The higher structural strength prevents thebump 250 from cracking or peeling during the under-bump-metallurgy layer and leads to a longer lifetime for the chip structure. -
FIG. 6 is a schematic cross-sectional view of a chip structure according to another embodiment of this invention. As shown inFIG. 6 , theredistribution layer 320 comprises twometallic layers metallic layer 321 is formed over thepassivation layer 314 and themetallic layer 323 is formed over themetallic layer 321. It should be noted that the metallic layer is fabricated using aluminum, titanium, titanium-tungsten alloy, titanium nitride, tantalum, tantalum nitride or chromium. Themetallic layer 323 is fabricated using copper, for example. - The under-bump-
metallurgy layer 340 also comprises two metallic layers 342 and 344. The metallic layer 342 is formed over theredistribution layer 320 and the metallic layer 344 is formed over the metallic layer 342. It should be noted that the metallic layer 342 is fabricated using aluminum, titanium, titanium-tungsten alloy, titanium nitride, tantalum, tantalum nitride or chromium. The metallic layer 344 is fabricated using copper, for example. - The aforementioned structure is constructed using a redistribution layer with two metallic layers and an under-bump-metallurgy layer with two metallic layers. However, this invention also permits other combinations such as a two-layered redistribution layer with a three-layered under-bump-metallurgy layer (as shown in
FIG. 7 ), a two-layered redistribution layer with a four-layered under-bump-metallurgy layer (as shown inFIG. 8 ), a two-layered redistribution layer with a five-layered under-bump-metallurgy layer (as shown inFIG. 9 ). - In summary, the chip structure according to this invention has at least the following advantages:
-
- 1. The recess in the passivation layer is able to strengthen the bond between the bump and the redistribution layer so that the bump has an enhanced structural strength.
- 2. This invention is also able to maintain a strong bond between the bump and the redistribution layer for a prolonged period, thereby increasing the overall lifetime of the chip.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (19)
1. A chip packaging structure, comprising:
a chip having a first passivation layer and at least a bonding pad, wherein the bonding pad is exposed by the first passivation layer and the first passivation layer has at least a recess, the whole recess has a sidewall and a bottom surface being exposed;
a redistribution layer formed over the first passivation layer, wherein the redistribution layer electrically connects with the bonding pad and extends from the bonding pad to the recess, and the redistribution layer in the recess comprises a sidewall portion and a bottom portion that are respectively in contact with the sidewall and the bottom surface of the recess;
a second passivation layer formed over the first passivation layer and the redistribution layer, wherein the second passivation layer has an opening that exposes the redistribution layer above the recess;
an under-bump-metallurgy layer formed on the redistribution layer in the opening of the second passivation layer, wherein the under-bump-metallurgy layer is in contact with the sidewall portion and the bottom portion of the of the redistribution layer in the recess, and extends over an upper surface of the second passivation layer; and
at least a bump disposed inside the opening and electrically connected to the redistribution layer above the recess.
2. The chip packaging structure of claim 1 , wherein the recess has an obtuse angle and is formed between the sidewall of the recess and the bottom surface of the recess.
3. The chip structure of claim 1 , wherein the under-bump-metallurgy layer further comprises:
a first metallic layer formed over the opening-exposed redistribution layer; and
a second metallic layer formed over the first metallic layer.
4. The chip structure of claim 3 , wherein a material constituting the first metallic layer is selected from the group consisting of aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride and chromium.
5. The chip structure of claim 3 , wherein a material constituting the second metallic layer comprises copper.
6. The chip structure of claim 3 , wherein the under-bump-metallurgy layer further comprises at least an electroplated layer formed over the second metallic layer and the electroplated layer is selected from the group consisting of an electroplated copper layer, an electroplated nickel layer, an electroless nickel layer, an electroless plated gold layer and combination thereof.
7. The chip packaging structure of claim 1 , wherein the under-bump-metallurgy layer further comprises:
a first metallic layer formed over the opening-exposed redistribution layer;
a second metallic layer formed over the first metallic layer; and
a third metallic layer formed over the second metallic layer.
8. The chip packaging structure of claim 7 , wherein a material constituting the first metallic layer is selected from the group consisting of aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride and chromium.
9. The chip packaging structure of claim 7 , wherein a material constituting the second metallic layer is selected from the group consisting of nickel-vanadium alloy and copper-chromium alloy.
10. The chip packaging structure of claim 7 , wherein a material constituting the third metallic layer comprises copper.
11. The chip packaging structure of claim 7 , wherein the under-bump-metallurgy layer further comprises at least an electroplated layer formed over the third metallic layer and the electroplated layer is selected from the group consisting of an electroplated copper layer, an electroplated nickel layer, an electroplated gold layer and combination thereof.
12. The chip packaging structure of claim 1 , wherein the redistribution layer further comprises:
a first metallic layer formed over the first passivation layer; and
a second metallic layer formed over the first metallic layer.
13. The chip packaging structure of claim 12 , wherein a material constituting the first metallic layer is selected from the group consisting of aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride and chromium.
14. The chip packaging structure of claim 12 , wherein a material constituting the second metallic layer comprises copper.
15. The chip packaging structure of claim 1 , wherein the redistribution layer further comprises:
a first metallic layer formed over the first passivation layer;
a second metallic layer formed over the first metallic layer; and
a third metallic layer formed over the second metallic layer.
16. The chip packaging structure of claim 15 , wherein a material constituting the first metallic layer is selected from the group consisting of aluminum, titanium, titanium-tungsten alloy, tantalum, tantalum nitride and chromium.
17. The chip packaging structure of claim 15 , wherein a material constituting the second metallic layer is selected from the group consisting of nickel-vanadium alloy and copper-chromium alloy.
18. The chip packaging structure of claim 15 , wherein a material constituting the third metallic layer comprises copper.
19. The chip packaging structure of claim 1 , wherein an obtuse angle is formed between a sidewall of the opening and a bottom surface of the opening.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/772,247 US20070252275A1 (en) | 2003-06-09 | 2007-07-02 | Chip packaging structure |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW092115490A TWI229930B (en) | 2003-06-09 | 2003-06-09 | Chip structure |
TW92115490 | 2003-06-09 | ||
US10/709,953 US7253519B2 (en) | 2003-06-09 | 2004-06-09 | Chip packaging structure having redistribution layer with recess |
US11/772,247 US20070252275A1 (en) | 2003-06-09 | 2007-07-02 | Chip packaging structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/709,953 Continuation US7253519B2 (en) | 2003-06-09 | 2004-06-09 | Chip packaging structure having redistribution layer with recess |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070252275A1 true US20070252275A1 (en) | 2007-11-01 |
Family
ID=33488679
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/709,953 Expired - Lifetime US7253519B2 (en) | 2003-06-09 | 2004-06-09 | Chip packaging structure having redistribution layer with recess |
US11/772,247 Abandoned US20070252275A1 (en) | 2003-06-09 | 2007-07-02 | Chip packaging structure |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/709,953 Expired - Lifetime US7253519B2 (en) | 2003-06-09 | 2004-06-09 | Chip packaging structure having redistribution layer with recess |
Country Status (2)
Country | Link |
---|---|
US (2) | US7253519B2 (en) |
TW (1) | TWI229930B (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080099913A1 (en) * | 2006-10-31 | 2008-05-01 | Matthias Lehr | Metallization layer stack without a terminal aluminum metal layer |
US20100007011A1 (en) * | 2008-07-11 | 2010-01-14 | Advanced Semiconductor Engineering, Inc. | Semiconductor package and method for packaging a semiconductor package |
US20110086505A1 (en) * | 2008-10-06 | 2011-04-14 | Wan-Ling Yu | Metallic bump structure without under bump metallurgy and a manufacturing method thereof |
US8058726B1 (en) * | 2008-05-07 | 2011-11-15 | Amkor Technology, Inc. | Semiconductor device having redistribution layer |
US20120007233A1 (en) * | 2010-07-12 | 2012-01-12 | Siliconware Precision Industries Co., Ltd. | Semiconductor element and fabrication method thereof |
CN102339767A (en) * | 2010-07-26 | 2012-02-01 | 矽品精密工业股份有限公司 | Semiconductor element and manufacturing method thereof |
US8362612B1 (en) * | 2010-03-19 | 2013-01-29 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US8552557B1 (en) * | 2011-12-15 | 2013-10-08 | Amkor Technology, Inc. | Electronic component package fabrication method and structure |
US8618658B1 (en) | 2010-03-19 | 2013-12-31 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US8664090B1 (en) | 2012-04-16 | 2014-03-04 | Amkor Technology, Inc. | Electronic component package fabrication method |
US20150137352A1 (en) * | 2013-11-18 | 2015-05-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanisms for forming post-passivation interconnect structure |
US9245862B1 (en) | 2013-02-12 | 2016-01-26 | Amkor Technology, Inc. | Electronic component package fabrication method and structure |
US9916763B2 (en) | 2010-06-30 | 2018-03-13 | Primal Space Systems, Inc. | Visibility event navigation method and system |
US10420211B2 (en) * | 2017-08-09 | 2019-09-17 | Advanced Semiconductor Engineering, Inc. | Semiconductor package device |
US20190363040A1 (en) * | 2018-05-23 | 2019-11-28 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
Families Citing this family (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI240977B (en) * | 2004-07-23 | 2005-10-01 | Advanced Semiconductor Eng | Structure and formation method for conductive bump |
US7714414B2 (en) * | 2004-11-29 | 2010-05-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and apparatus for polymer dielectric surface recovery by ion implantation |
US7410824B2 (en) * | 2004-12-09 | 2008-08-12 | Stats Chippac Ltd. | Method for solder bumping, and solder-bumping structures produced thereby |
TWI254395B (en) * | 2005-02-03 | 2006-05-01 | Advanced Semiconductor Eng | Chip structure and wafer structure |
JP4055015B2 (en) * | 2005-04-04 | 2008-03-05 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
US7446422B1 (en) * | 2005-04-26 | 2008-11-04 | Amkor Technology, Inc. | Wafer level chip scale package and manufacturing method for the same |
US7786592B2 (en) | 2005-06-14 | 2010-08-31 | John Trezza | Chip capacitive coupling |
US8456015B2 (en) | 2005-06-14 | 2013-06-04 | Cufer Asset Ltd. L.L.C. | Triaxial through-chip connection |
US7767493B2 (en) | 2005-06-14 | 2010-08-03 | John Trezza | Post & penetration interconnection |
US7851348B2 (en) | 2005-06-14 | 2010-12-14 | Abhay Misra | Routingless chip architecture |
US7560813B2 (en) | 2005-06-14 | 2009-07-14 | John Trezza | Chip-based thermo-stack |
US7687400B2 (en) | 2005-06-14 | 2010-03-30 | John Trezza | Side stacking apparatus and method |
US7534722B2 (en) * | 2005-06-14 | 2009-05-19 | John Trezza | Back-to-front via process |
US7781886B2 (en) * | 2005-06-14 | 2010-08-24 | John Trezza | Electronic chip contact structure |
US7838997B2 (en) | 2005-06-14 | 2010-11-23 | John Trezza | Remote chip attachment |
US7946331B2 (en) | 2005-06-14 | 2011-05-24 | Cufer Asset Ltd. L.L.C. | Pin-type chip tooling |
US7314819B2 (en) * | 2005-06-30 | 2008-01-01 | Intel Corporation | Ball-limiting metallurgies, solder bump compositions used therewith, packages assembled thereby, and methods of assembling same |
US8148822B2 (en) | 2005-07-29 | 2012-04-03 | Megica Corporation | Bonding pad on IC substrate and method for making the same |
US8399989B2 (en) | 2005-07-29 | 2013-03-19 | Megica Corporation | Metal pad or metal bump over pad exposed by passivation layer |
US7485968B2 (en) * | 2005-08-11 | 2009-02-03 | Ziptronix, Inc. | 3D IC method and device |
TW200709359A (en) * | 2005-08-31 | 2007-03-01 | Advanced Semiconductor Eng | Wafer structure |
TWI285422B (en) * | 2005-09-15 | 2007-08-11 | Chipmos Technologies Inc | Chip structure and stacked chip package structure |
KR100804392B1 (en) * | 2005-12-02 | 2008-02-15 | 주식회사 네패스 | Semiconductor package and fabrication method thereof |
JP2007242773A (en) * | 2006-03-07 | 2007-09-20 | Seiko Epson Corp | Semiconductor device and its manufacturing method |
US7687397B2 (en) | 2006-06-06 | 2010-03-30 | John Trezza | Front-end processed wafer having through-chip connections |
JP4611943B2 (en) * | 2006-07-13 | 2011-01-12 | Okiセミコンダクタ株式会社 | Semiconductor device |
JP4726744B2 (en) * | 2006-08-29 | 2011-07-20 | Okiセミコンダクタ株式会社 | Semiconductor device and manufacturing method thereof |
US7572723B2 (en) * | 2006-10-25 | 2009-08-11 | Freescale Semiconductor, Inc. | Micropad for bonding and a method therefor |
US20080169539A1 (en) * | 2007-01-12 | 2008-07-17 | Silicon Storage Tech., Inc. | Under bump metallurgy structure of a package and method of making same |
US7838991B1 (en) * | 2007-02-05 | 2010-11-23 | National Semiconductor Corporation | Metallurgy for copper plated wafers |
US7670874B2 (en) | 2007-02-16 | 2010-03-02 | John Trezza | Plated pillar package formation |
KR100887475B1 (en) * | 2007-02-26 | 2009-03-10 | 주식회사 네패스 | Semiconductor package and fabrication method thereof |
US7682959B2 (en) * | 2007-03-21 | 2010-03-23 | Stats Chippac, Ltd. | Method of forming solder bump on high topography plated Cu |
JP5034740B2 (en) * | 2007-07-23 | 2012-09-26 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
KR100896883B1 (en) * | 2007-08-16 | 2009-05-14 | 주식회사 동부하이텍 | Semiconductor chip, method of fabricating the same and stacked package having the same |
US8241954B2 (en) * | 2007-12-03 | 2012-08-14 | Stats Chippac, Ltd. | Wafer level die integration and method |
US7807572B2 (en) * | 2008-01-04 | 2010-10-05 | Freescale Semiconductor, Inc. | Micropad formation for a semiconductor |
KR101028051B1 (en) * | 2009-01-28 | 2011-04-08 | 삼성전기주식회사 | Wafer level package and method of manufacturing the same |
JP5350022B2 (en) * | 2009-03-04 | 2013-11-27 | パナソニック株式会社 | Semiconductor device and mounting body including the semiconductor device |
TWI405312B (en) * | 2009-07-17 | 2013-08-11 | Advanced Semiconductor Eng | Semiconductor package structure, carrier thereof and manufacturing method for the same |
KR101018172B1 (en) * | 2009-08-18 | 2011-02-28 | 삼성전기주식회사 | Method for manufacturing of wafer level device package |
FR2978296A1 (en) * | 2011-07-20 | 2013-01-25 | St Microelectronics Crolles 2 | ELECTRONIC CHIP COMPRISING CONNECTION PILLARS, AND METHOD OF MANUFACTURE |
US9799592B2 (en) * | 2013-11-19 | 2017-10-24 | Amkor Technology, Inc. | Semicondutor device with through-silicon via-less deep wells |
TWI525673B (en) | 2013-10-08 | 2016-03-11 | 精材科技股份有限公司 | Method of fabricating a wafer-level chip package |
US9953941B2 (en) | 2015-08-25 | 2018-04-24 | Invensas Bonding Technologies, Inc. | Conductive barrier direct hybrid bonding |
US20180082967A1 (en) * | 2016-09-21 | 2018-03-22 | Nanya Technology Corporation | Semiconductor structure and manufacturing method thereof |
TWI765038B (en) * | 2017-05-17 | 2022-05-21 | 日商琳得科股份有限公司 | Semiconductor device and method for manufacturing same |
JP7005291B2 (en) * | 2017-11-07 | 2022-01-21 | ラピスセミコンダクタ株式会社 | Semiconductor devices and methods for manufacturing semiconductor devices |
KR102127828B1 (en) * | 2018-08-10 | 2020-06-29 | 삼성전자주식회사 | Semiconductor package |
CN109037425A (en) * | 2018-08-10 | 2018-12-18 | 付伟 | With extension double cofferdam and the chip-packaging structure of metal layer and preparation method thereof |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5712506A (en) * | 1994-10-27 | 1998-01-27 | Nec Corporation | Semiconductor device with passivation layer of benzocyclobutene polymer and silicon powder |
US6287893B1 (en) * | 1997-10-20 | 2001-09-11 | Flip Chip Technologies, L.L.C. | Method for forming chip scale package |
US6400021B1 (en) * | 1999-06-29 | 2002-06-04 | Hyundai Electronics Industries Co., Ltd. | Wafer level package and method for fabricating the same |
US6452270B1 (en) * | 2000-10-13 | 2002-09-17 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having bump electrode |
US6583516B2 (en) * | 1998-03-23 | 2003-06-24 | Seiko Epson Corporation | Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument |
US6756671B2 (en) * | 2002-07-05 | 2004-06-29 | Taiwan Semiconductor Manufacturing Co., Ltd | Microelectronic device with a redistribution layer having a step shaped portion and method of making the same |
US20040191955A1 (en) * | 2002-11-15 | 2004-09-30 | Rajeev Joshi | Wafer-level chip scale package and method for fabricating and using the same |
US6800534B2 (en) * | 2002-12-09 | 2004-10-05 | Taiwan Semiconductor Manufacturing Company | Method of forming embedded MIM capacitor and zigzag inductor scheme |
US20040266163A1 (en) * | 2003-06-30 | 2004-12-30 | Advanced Semiconductor Engineering, Inc. | Bumping process |
US6841875B2 (en) * | 2002-11-18 | 2005-01-11 | Oki Electric Industry Co., Ltd. | Semiconductor device |
US6977403B2 (en) * | 2002-01-08 | 2005-12-20 | Ricoh Company, Ltd. | Semiconductor apparatus having a built-in-electric coil and a method of making the semiconductor apparatus |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5508229A (en) * | 1994-05-24 | 1996-04-16 | National Semiconductor Corporation | Method for forming solder bumps in semiconductor devices |
DE69635397T2 (en) * | 1995-03-24 | 2006-05-24 | Shinko Electric Industries Co., Ltd. | Semiconductor device with chip dimensions and manufacturing method |
US5898223A (en) * | 1997-10-08 | 1999-04-27 | Lucent Technologies Inc. | Chip-on-chip IC packages |
TW556329B (en) * | 1999-02-26 | 2003-10-01 | Hitachi Ltd | Wiring board, its production method, semiconductor device and its production method |
US6332988B1 (en) * | 1999-06-02 | 2001-12-25 | International Business Machines Corporation | Rework process |
US6239482B1 (en) * | 1999-06-21 | 2001-05-29 | General Electric Company | Integrated circuit package including window frame |
KR100313706B1 (en) * | 1999-09-29 | 2001-11-26 | 윤종용 | Redistributed Wafer Level Chip Size Package And Method For Manufacturing The Same |
DE19961683A1 (en) * | 1999-12-21 | 2001-06-28 | Philips Corp Intellectual Pty | Component with thin-film circuit |
AU2001235820A1 (en) * | 2000-03-01 | 2001-09-12 | Ifte Plc | Improvements in or relating to fire-fighter training |
JP2003037133A (en) * | 2001-07-25 | 2003-02-07 | Hitachi Ltd | Semiconductor device, method of manufacturing the same, and electronic device |
US6605480B2 (en) * | 2001-11-28 | 2003-08-12 | Chipmos Technologies Inc. | Wafer level packaging for making flip-chips |
TW522515B (en) * | 2002-01-07 | 2003-03-01 | Advanced Semiconductor Eng | Redistribution process |
US6939789B2 (en) * | 2002-05-13 | 2005-09-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of wafer level chip scale packaging |
US6891248B2 (en) * | 2002-08-23 | 2005-05-10 | Micron Technology, Inc. | Semiconductor component with on board capacitor |
US6885101B2 (en) * | 2002-08-29 | 2005-04-26 | Micron Technology, Inc. | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
TWI317548B (en) * | 2003-05-27 | 2009-11-21 | Megica Corp | Chip structure and method for fabricating the same |
TWI230450B (en) * | 2003-06-30 | 2005-04-01 | Advanced Semiconductor Eng | Under bump metallurgy structure |
US7470997B2 (en) * | 2003-07-23 | 2008-12-30 | Megica Corporation | Wirebond pad for semiconductor chip or wafer |
US7244671B2 (en) * | 2003-07-25 | 2007-07-17 | Unitive International Limited | Methods of forming conductive structures including titanium-tungsten base layers and related structures |
TWI222687B (en) * | 2003-08-14 | 2004-10-21 | Advanced Semiconductor Eng | Semiconductor chip with bumps and method for manufacturing the same |
-
2003
- 2003-06-09 TW TW092115490A patent/TWI229930B/en not_active IP Right Cessation
-
2004
- 2004-06-09 US US10/709,953 patent/US7253519B2/en not_active Expired - Lifetime
-
2007
- 2007-07-02 US US11/772,247 patent/US20070252275A1/en not_active Abandoned
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5712506A (en) * | 1994-10-27 | 1998-01-27 | Nec Corporation | Semiconductor device with passivation layer of benzocyclobutene polymer and silicon powder |
US6287893B1 (en) * | 1997-10-20 | 2001-09-11 | Flip Chip Technologies, L.L.C. | Method for forming chip scale package |
US6583516B2 (en) * | 1998-03-23 | 2003-06-24 | Seiko Epson Corporation | Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument |
US6400021B1 (en) * | 1999-06-29 | 2002-06-04 | Hyundai Electronics Industries Co., Ltd. | Wafer level package and method for fabricating the same |
US6452270B1 (en) * | 2000-10-13 | 2002-09-17 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having bump electrode |
US6977403B2 (en) * | 2002-01-08 | 2005-12-20 | Ricoh Company, Ltd. | Semiconductor apparatus having a built-in-electric coil and a method of making the semiconductor apparatus |
US6756671B2 (en) * | 2002-07-05 | 2004-06-29 | Taiwan Semiconductor Manufacturing Co., Ltd | Microelectronic device with a redistribution layer having a step shaped portion and method of making the same |
US20040191955A1 (en) * | 2002-11-15 | 2004-09-30 | Rajeev Joshi | Wafer-level chip scale package and method for fabricating and using the same |
US6841875B2 (en) * | 2002-11-18 | 2005-01-11 | Oki Electric Industry Co., Ltd. | Semiconductor device |
US6800534B2 (en) * | 2002-12-09 | 2004-10-05 | Taiwan Semiconductor Manufacturing Company | Method of forming embedded MIM capacitor and zigzag inductor scheme |
US20040266163A1 (en) * | 2003-06-30 | 2004-12-30 | Advanced Semiconductor Engineering, Inc. | Bumping process |
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080099913A1 (en) * | 2006-10-31 | 2008-05-01 | Matthias Lehr | Metallization layer stack without a terminal aluminum metal layer |
US8058726B1 (en) * | 2008-05-07 | 2011-11-15 | Amkor Technology, Inc. | Semiconductor device having redistribution layer |
US9123543B1 (en) | 2008-05-07 | 2015-09-01 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US20100007011A1 (en) * | 2008-07-11 | 2010-01-14 | Advanced Semiconductor Engineering, Inc. | Semiconductor package and method for packaging a semiconductor package |
US8076786B2 (en) * | 2008-07-11 | 2011-12-13 | Advanced Semiconductor Engineering, Inc. | Semiconductor package and method for packaging a semiconductor package |
US20110086505A1 (en) * | 2008-10-06 | 2011-04-14 | Wan-Ling Yu | Metallic bump structure without under bump metallurgy and a manufacturing method thereof |
US8618658B1 (en) | 2010-03-19 | 2013-12-31 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US8362612B1 (en) * | 2010-03-19 | 2013-01-29 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US9524906B1 (en) | 2010-03-19 | 2016-12-20 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US10483222B1 (en) * | 2010-03-19 | 2019-11-19 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US9916763B2 (en) | 2010-06-30 | 2018-03-13 | Primal Space Systems, Inc. | Visibility event navigation method and system |
US20120007233A1 (en) * | 2010-07-12 | 2012-01-12 | Siliconware Precision Industries Co., Ltd. | Semiconductor element and fabrication method thereof |
CN102339767A (en) * | 2010-07-26 | 2012-02-01 | 矽品精密工业股份有限公司 | Semiconductor element and manufacturing method thereof |
US8552557B1 (en) * | 2011-12-15 | 2013-10-08 | Amkor Technology, Inc. | Electronic component package fabrication method and structure |
US8664090B1 (en) | 2012-04-16 | 2014-03-04 | Amkor Technology, Inc. | Electronic component package fabrication method |
US9245862B1 (en) | 2013-02-12 | 2016-01-26 | Amkor Technology, Inc. | Electronic component package fabrication method and structure |
US9620469B2 (en) * | 2013-11-18 | 2017-04-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming post-passivation interconnect structure |
US10340240B2 (en) | 2013-11-18 | 2019-07-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanisms for forming post-passivation interconnect structure |
US20150137352A1 (en) * | 2013-11-18 | 2015-05-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanisms for forming post-passivation interconnect structure |
US11257775B2 (en) | 2013-11-18 | 2022-02-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanisms for forming post-passivation interconnect structure |
US10420211B2 (en) * | 2017-08-09 | 2019-09-17 | Advanced Semiconductor Engineering, Inc. | Semiconductor package device |
US20190363040A1 (en) * | 2018-05-23 | 2019-11-28 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
US10903151B2 (en) * | 2018-05-23 | 2021-01-26 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
US7253519B2 (en) | 2007-08-07 |
TW200428626A (en) | 2004-12-16 |
TWI229930B (en) | 2005-03-21 |
US20040245630A1 (en) | 2004-12-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7253519B2 (en) | Chip packaging structure having redistribution layer with recess | |
US10553526B2 (en) | Semiconductor package | |
US8674507B2 (en) | Wafer level processing method and structure to manufacture two kinds of interconnects, gold and solder, on one wafer | |
US6511901B1 (en) | Metal redistribution layer having solderable pads and wire bondable pads | |
US7915741B2 (en) | Solder bump UBM structure | |
US20030222352A1 (en) | Under-bump metallugical structure | |
US20070087544A1 (en) | Method for forming improved bump structure | |
US20060103020A1 (en) | Redistribution layer and circuit structure thereof | |
US11476212B2 (en) | Semiconductor contact structure having stress buffer layer formed between under bump metal layer and copper pillar | |
US8624391B2 (en) | Chip design with robust corner bumps | |
US20120193783A1 (en) | Package on package | |
US20050017376A1 (en) | IC chip with improved pillar bumps | |
JP2003110087A (en) | Integrated circuit package | |
US7518241B2 (en) | Wafer structure with a multi-layer barrier in an UBM layer network device with power supply | |
US7250362B2 (en) | Solder bump structure and method for forming the same | |
US6930389B2 (en) | Under bump metallization structure of a semiconductor wafer | |
US7538442B2 (en) | Semiconductor chip and semiconductor device | |
US20050012211A1 (en) | Under-bump metallugical structure | |
US6891274B2 (en) | Under-bump-metallurgy layer for improving adhesion | |
JP2000164617A (en) | Chip-sized package and its manufacture | |
US7767576B2 (en) | Wafer level package having floated metal line and method thereof | |
US20040262760A1 (en) | Under bump metallization structure of a semiconductor wafer | |
US20030234276A1 (en) | Strengthened bonding mechanism for semiconductor package | |
US20090091036A1 (en) | Wafer structure with a buffer layer | |
TWI305403B (en) | Lead-free conductive jointing bump |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |