US20070246826A1 - Wafer level semiconductor module and method for manufacturing the same - Google Patents
Wafer level semiconductor module and method for manufacturing the same Download PDFInfo
- Publication number
- US20070246826A1 US20070246826A1 US11/585,088 US58508806A US2007246826A1 US 20070246826 A1 US20070246826 A1 US 20070246826A1 US 58508806 A US58508806 A US 58508806A US 2007246826 A1 US2007246826 A1 US 2007246826A1
- Authority
- US
- United States
- Prior art keywords
- module
- chip
- layer
- sealing portions
- chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 92
- 238000000034 method Methods 0.000 title claims description 58
- 238000004519 manufacturing process Methods 0.000 title claims description 10
- 238000007789 sealing Methods 0.000 claims abstract description 53
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 238000002161 passivation Methods 0.000 claims abstract description 14
- 239000010410 layer Substances 0.000 claims description 129
- 239000011229 interlayer Substances 0.000 claims description 36
- 229920000642 polymer Polymers 0.000 claims description 19
- 239000000203 mixture Substances 0.000 claims description 11
- 239000011159 matrix material Substances 0.000 claims description 10
- 239000002390 adhesive tape Substances 0.000 claims description 6
- 229920001971 elastomer Polymers 0.000 claims description 6
- 239000000806 elastomer Substances 0.000 claims description 6
- 229910052751 metal Inorganic materials 0.000 description 12
- 239000002184 metal Substances 0.000 description 12
- 239000000463 material Substances 0.000 description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 239000004642 Polyimide Substances 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- 230000008646 thermal stress Effects 0.000 description 3
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 229910052804 chromium Inorganic materials 0.000 description 2
- 238000001723 curing Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- -1 for example Substances 0.000 description 2
- 238000013035 low temperature curing Methods 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 238000004513 sizing Methods 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 230000035882 stress Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000005019 vapor deposition process Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02377—Fan-in arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05024—Disposition the internal layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05171—Chromium [Cr] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Definitions
- Example, non-limiting embodiments relate generally to a semiconductor module and a method for manufacturing the semiconductor module, for example, to a wafer level semiconductor module implementing an integrated circuit (IC) chip set and a method for manufacturing the wafer level semiconductor module.
- IC integrated circuit
- the electronic industry seeks methods, techniques and designs that provide electronic products which may be smaller, lighter, faster, more efficient, provide multiple functions and/or result in improved performance, at an effective cost.
- semiconductor packaging techniques such as chip scale packages (CSP's), wafer level packages, or wafer level chip scale packages (WLCSP's), for example.
- board fabrication techniques for example embedded printed circuit boards (PCB's) that may include passive devices, for example capacitors or inductors.
- PCB's embedded printed circuit boards
- FIG. 1 is a plan view of a conventional semiconductor module 500 .
- FIG. 2 is a cross-sectional view of the conventional semiconductor module 500 .
- the semiconductor module 500 may include a module board 535 , and semiconductor packages 510 and passive devices 531 that are mounted on the module board 535 using solder balls 529 .
- the semiconductor package 510 may be implemented for interconnections by a wire bonding method, a TAB bonding method or a flip chip bonding method.
- the semiconductor package 510 may have a semiconductor chip 511 that may be formed of various structures.
- the conventional semiconductor module 500 may implement the semiconductor package 510 that may be completed through a series of processes including a wafer fabrication process, an electric die sorting test process and a package assembly process. Thereby, the semiconductor module 500 may be manufactured by a complicated, time-consuming and cost-ineffective process. Further, there may be limitations in reducing the size of the semiconductor module 500 .
- Example, non-limiting embodiments may provide a wafer level semiconductor module that may reduce the size of an electronic module, and a method for manufacturing the wafer level semiconductor module.
- a wafer level semiconductor module may include a module board.
- An IC chip set may be mounted on the module board.
- the IC chip set may include a plurality of IC chips having scribe line areas between the adjacent IC chips.
- Each IC chip may have a semiconductor substrate having an active surface with a plurality of chip pads and a back surface. Sealing portions may be provided in the scribe line areas.
- the sealing portions may have a width substantially equal to a width of the corresponding scribe line areas.
- each IC chip may have an interlayer dielectric layer provided on the semiconductor substrate, a redistribution layer may be provided on the interlayer dielectric layer, and an insulating layer may be provided on the redistribution layer.
- the sealing portions may be formed in a multilayered structure.
- the sealing portions may be formed from polymer composition.
- the polymer composition may include low-temperature-cure polymer.
- the sealing portions may be formed from elastomer composition.
- the module may further include external connection terminals provided on the redistribution layer and may be configured to connect the IC chip set to the module board.
- the external connection terminals may be arranged at uniform intervals.
- the back surface of each IC chip may have a protection layer.
- the protection layer may be an adhesive tape.
- the IC chip set may include a plurality of IC chips that may be provided in a matrix arrangement.
- a method for manufacturing a wafer level semiconductor module may involve providing a wafer.
- the wafer may have an IC chip set having a plurality of IC chips and scribe line areas between the adjacent IC chips.
- Each adjacent IC chip may have a semiconductor substrate having an active surface with a plurality of chip pads and a back surface.
- a passivation layer may be provided on the active surface of the semiconductor substrate leaving the chip pads exposed. Trenches may be provided in the scribe line areas. Sealing portions may be provided in the trenches.
- the wafer may be separated into individual IC chip sets.
- the IC chip set may be mounted on the module board.
- an interlayer dielectric layer may be provided on the passivation layer and a redistribution layer, the redistribution layer may be connected to the chip pads.
- An insulating layer may be provided on the redistribution layer and the interlayer dielectric layer to expose a portion of the redistribution layer.
- the trenches may have a width substantially equal to a width of the corresponding scribe line areas.
- the sealing portions may be formed integrally with the interlayer dielectric layer or the insulating layer.
- the sealing portions may be formed in a multilayered structure.
- the wafer may be separated into IC chips having a matrix arrangement.
- the sealing portions may be formed by providing polymer in the trenches.
- the polymer provided in the trenches may be a low-temperature-cure polymer.
- the sealing portions may be formed by providing elastomer in the trenches.
- the redistribution layer may be a multilayered redistribution layer that may be formed using the interlayer dielectric layer.
- a portion of the back surface of the semiconductor substrate may be removed to expose a portion of the sealing portions.
- a protection layer may be attached to the wafer where the back surface was removed.
- the protection layer may be an adhesive tape.
- external connection terminals may be provided on the exposed portion of the redistribution layer.
- the external connection terminals may be arranged over the IC chip set at uniform intervals.
- FIG. 1 is a plan view of a conventional semiconductor module.
- FIG. 2 is a cross-sectional view of the conventional semiconductor module in FIG. 1 .
- FIG. 3 is a plan view of a wafer level semiconductor module in accordance with an example, non-limiting embodiment.
- FIG. 4 is an example cross-sectional view of the wafer level semiconductor module in FIG. 3 .
- FIG. 5 is an example cross-sectional view of the structure of an IC chip set of the wafer level semiconductor module in FIG. 4 .
- FIGS. 6 to 16 are schematic views of a method that may be implemented to manufacture a wafer level semiconductor module in accordance with an example, non-limiting embodiment.
- FIG. 17 is a plan view of a wafer level semiconductor module in accordance with another example, non-limiting embodiment.
- FIG. 18 is an example cross-sectional view of the wafer level semiconductor module in FIG. 17 .
- FIG. 19 is a plan view of a wafer level semiconductor module in accordance with another example, non-limiting embodiment.
- FIG. 20 is a plan view of a wafer level semiconductor module in accordance with another example, non-limiting embodiment.
- FIG. 21 is a plan view of a wafer level semiconductor module in accordance with another example, non-limiting embodiment.
- FIG. 22 is a cross-sectional view of the structure of an IC chip set of a wafer level semiconductor module in accordance with another example, non-limiting embodiment.
- FIG. 23 is a cross-sectional view of the structure of an IC chip set of a wafer level semiconductor module in accordance with another, non-limiting example embodiment.
- FIG. 24 is a cross-sectional view of the structure of an IC chip set of a wafer level semiconductor module in accordance with another example, non-limiting embodiment.
- FIG. 25 is a cross-sectional view of the structure of an IC chip set of a wafer level semiconductor module in accordance with another, non-limiting example embodiment.
- FIG. 26 is a cross-sectional view of a wafer level semiconductor module in accordance with another example, non-limiting embodiment.
- An element is considered as being mounted (or provided) “on” another element when mounted or provided) either directly on the referenced element or mounted (or provided) on other elements overlaying the referenced element.
- spatial terms such as “upper,” “lower,” “above” and “below” (for example) are used for convenience in describing various elements or portions or regions of the elements as shown in the figures. These terms do not, however, require that the structure be maintained in any particular orientation.
- FIG. 3 is a plan view of a wafer level semiconductor module 100 in accordance with an example embodiment.
- FIG. 4 is a cross-sectional view of the wafer level semiconductor module 100 in FIG. 3 .
- the plurality of IC chips 111 that have completed a package assembly process at wafer level may be directly attached to the module board 135 .
- the IC chip set 110 including the plurality of IC chips 111 may be separated from a wafer as a single entity.
- the semiconductor module 100 may be manufactured by a simplified process and the size of the semiconductor module 100 may be reduced.
- the semiconductor module 100 may accommodate a greater number of the IC chips and/or larger IC chips.
- the module board 135 may have an increased flexibility of design.
- FIG. 5 is an example cross-sectional view illustrating the structure of the IC chip set 110 of the wafer level semiconductor module 100 in FIG. 4 .
- each of the IC chips 111 may have a semiconductor substrate 112 having an active surface with chip pads 113 and a back surface.
- a passivation layer 114 may be provided on the active surface of the semiconductor substrate 112 , which may expose the chip pads 113 .
- An interlayer dielectric layer 117 may be provided on the passivation layer 114 .
- a redistribution layer 123 may be provided on the interlayer dielectric layer 117 .
- An insulating layer 124 may be provided on the redistribution layer 123 , which may expose a portion of the redistribution layer 123 .
- the external connection terminals 129 may be provided on the exposed portion of the redistribution layer 123 .
- the sealing portions 117 a may be formed from resin, for example a polymer composition.
- the polymer composition may include lower-temperature-cure polymer, of which the curing temperature may be 200° C. or lower, for example.
- the lower-temperature-cure polymer may reduce the likelihood that lower productivity may result from deterioration of the IC chips that may occur during curing of the polymer.
- the sealing portions 117 a may be formed from elastomer composition.
- the sealing portions 117 a may be integral with the interlayer dielectric layer 117 and may be formed from the same material as the interlayer dielectric layer 117 .
- the sealing portions 117 a may be formed by providing insulating materials in trenches 115 while the interlayer dielectric layer 117 is formed.
- the width of the sealing portions 117 a may be substantially equal to the width of the corresponding scribe line areas (SL).
- the sealing portions 117 a may run through the full depth of the semiconductor substrate 112 . In this way, the sealing portions 117 a may secure the maximum volume between the adjacent IC chips 111 to provide the maximum stress-absorbing effect.
- the sealing portions 117 a may run through a portion of the semiconductor substrate 112 , or the width of the sealing portions 117 a may be smaller than the width of the corresponding scribe line areas (SL).
- a protection layer 125 may be provided on the back surface of the semiconductor substrate 112 and may be configured to protect the back surface of the semiconductor substrate 112 .
- the protection layer 125 may be a polyimide tape.
- the protection layer 125 may be other various elements for protecting the back surface of the semiconductor substrate 112 .
- a wafer may include an IC chip set having a plurality of IC chips 111 .
- Each IC chip 111 may have a silicon semiconductor substrate 112 , chip pads 113 and a passivation layer 114 .
- the chip pads 113 may be formed from metals, for example aluminum.
- the passivation layer 114 may be formed from nitride, for example.
- the passivation layer 114 may be provided on the active surface of each IC chip 111 and may expose the chip pads 113 .
- the chip pads 113 may be arranged along the opposing edges of each IC chip 111 or at the center of each IC chip 111 , for example.
- the IC chip set may have scribe line areas (SL) between adjacent IC chips 111 .
- trenches 115 may be formed in the scribe line areas (SL).
- the trenches 115 may run to a determined depth of the semiconductor substrate 112 through the passivation layer 114 .
- the trenches 115 may be formed using a photolithographic process and an etching process.
- the width of the trenches 115 may be smaller than or equal to the width of the corresponding scribe line areas (SL). If the width of the trenches 115 is equal to the width of the corresponding scribe line areas (SL), the volume of the sealing portions 117 a that may be provided in the trenches 115 may be maximumized. To secure the maximum volume, the trenches 115 may extend perpendicularly to the wafer surface from the edges of the scribe line areas (SL). The shape of the trenches 115 may vary.
- the trenches 115 may be filled.
- An interlayer dielectric layer 117 may be provided on the passivation layer 114 that may expose the chip pads 113 . While the interlayer dielectric layer 117 is being formed, the trenches 115 may be filled with materials to form sealing portions 117 a .
- the interlayer dielectric layer 117 and the sealing portions 117 a may serve as thermal stress absorption and/or electrical insulation.
- the interlayer dielectric layer 117 may be formed from polymer composition, for example photosensitive polyimide (PSPI), benzo-cyclo-butene (BCB), or epoxy.
- PSPI photosensitive polyimide
- BCB benzo-cyclo-butene
- the interlayer dielectric layer 117 may be provided on the surface of the semiconductor substrate 112 using a spin coating method, and a portion of the interlayer dielectric layer 117 may be removed using a photo process to expose the chip pads 113 .
- a seed metal layer 119 may be provided on the interlayer dielectric layer 117 and may be connected to the chip pads 113 .
- the seed metal layer 119 may be formed using a deposition method or a sputtering method.
- the seed metal layer 119 may be multilayered using alloy of various metals, for example, Ti/Cu, Cr/Cu, Cr/Ni, CrN, Ti/Cu/Ni, or Cr/Ni/Au.
- an insulating layer 124 may be provided on the redistribution layer 123 and the interlayer dielectric layer 117 . A portion of the insulating layer 124 may be removed so that external connection terminals may be provided on the exposed redistribution layer 123 .
- the insulating layer 124 may be formed from the same material as the interlayer dielectric layer 117 .
- the resultant wafer (W) may be backlapped to reduce the thickness. The backlapping process may expose a portion of the sealing portions 117 a.
- a protection layer 125 may be attached to the back surface of the wafer (W).
- the protection layer 125 may protect the back surface of the IC chip 111 from the external environment.
- the protection layer 125 may be an insulating tape having adhesive property, for example a polyimide tape. Elements and/or processes for protecting the IC chip 111 may vary.
- an IC chip set 110 may be separated from the wafer (W).
- the IC chip set 110 may include a plurality of the IC chips 111 provided in an m*n matrix arrangement, for example 1*8.
- the IC chip set 110 may be sawed along the scribe line areas (SL) using a sawing blade 150 .
- the IC chip set 110 may be mounted on a module board 135 using the external connection terminals 129 .
- FIG. 17 is a plan view of a wafer level semiconductor module 200 in accordance with another example embodiment.
- FIG. 18 is a cross-sectional view of the wafer level semiconductor module 200 in FIG. 17 .
- the wafer level semiconductor module 301 may include a module board 335 and an IC chip set 310 mounted on the module board 335 .
- the IC chip set 310 may include a plurality of IC chips 311 provided in a 1*8 matrix arrangement.
- the wafer level semiconductor module 303 may include a module board 335 and an IC chip set 310 b mounted on the module board 335 .
- the IC chip set 310 b may include a plurality of IC chips 311 provided in a 2*11 matrix arrangement.
- FIG. 22 is a cross-sectional view illustrating the structure of an IC chip set 410 a of a wafer level semiconductor module in accordance with another example embodiment.
- FIG. 23 is a cross-sectional view of the structure of an IC chip set 410 b of a wafer level semiconductor module in accordance with another example embodiment.
- FIG. 24 is a cross-sectional view of the structure of an IC chip set 410 c of a wafer level semiconductor module in accordance with another example embodiment.
- FIG. 25 is a cross-sectional view of the structure of an IC chip set 410 d of a wafer level semiconductor module in accordance with another example embodiment.
- sealing portions 418 may be unconnected to an interlayer dielectric layer 417 .
- polymer may be filled in trenches 415 to form the sealing portions 418 .
- the sealing portions 418 may be formed from materials different from the interlayer dielectric layer 417 , such as an elastomer composition.
- sealing portions may be formed of a multilayered dielectric structure.
- An interlayer dielectric layer 417 a and an insulating layer 424 a may be provided in trenches 415 to form the sealing portions.
- the interlayer dielectric layer 417 a and the insulating layer 424 a may each be filled in the trenches 415 at a predetermined thickness.
- a multilayered, for example two-layered, redistribution layer 423 a and 423 b may be formed with interlayer dielectric layers 417 and 420 . While an insulating layer 424 is being formed, the insulating layer 424 may be filled in trenches 415 to form sealing portions 424 a.
- interlayer dielectric layers 417 a and 420 a and an insulating layer 424 a may be provided in trenches 415 to form multilayered sealing portions.
- the interlayer dielectric layers 417 a and 420 a and the insulating layer 424 a may each be filled in the trench 415 at a predetermined or desired thickness.
- FIG. 26 is a cross-sectional view of a wafer level semiconductor module 400 in accordance with another example embodiment.
- the wafer level semiconductor module 400 may include a module board 435 and an IC chip set 410 f mounted on the module board 435 using external connection terminals 429 a .
- External connection terminals 429 a for example the conductive bumps, may be uniformly arranged over the back surface of the IC chip set 410 f .
- the arrangement of the external connection terminals may be made with regard to a chip or an IC chip set.
- the arrangement of the external connection terminals may (for example) reduce electrical connection routes of a semiconductor module.
- a wafer level semiconductor module in which an IC chip set may be mounted on a module board may reduce the size and/or increase capacity of the module board. Further, sealing portions provided in scribe line areas may absorb thermal stresses to reduce warpage of an IC chip set and/or prevent electrical interference between IC chips, which may improve the electrical and thermal characteristics of a semiconductor module.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
A wafer level semiconductor module may include a module board and an IC chip set mounted on the module board. The IC chip set may include a plurality of IC chips having scribe lines areas between the adjacent IC chips. Each IC chip may have a semiconductor substrate having an active surface with a plurality of chip pads and a back surface. A passivation layer may be provided on the active surface of the semiconductor substrate of each IC chip and may having openings through which the chip pads may be exposed. Sealing portions may be formed in scribe line areas.
Description
- This U.S. non-provisional application claims benefit of priority under 35 U.S.C. §119 from Korean Patent Application No. 2006-36312, filed on Apr. 21, 2006 in the Korean Intellectual Property Office (KIPO), the entire contents of which are incorporated herein by reference.
- 1. Field
- Example, non-limiting embodiments relate generally to a semiconductor module and a method for manufacturing the semiconductor module, for example, to a wafer level semiconductor module implementing an integrated circuit (IC) chip set and a method for manufacturing the wafer level semiconductor module.
- 2. Description of the Related Art
- The electronic industry seeks methods, techniques and designs that provide electronic products which may be smaller, lighter, faster, more efficient, provide multiple functions and/or result in improved performance, at an effective cost. One such development has been in the area of semiconductor packaging techniques, such as chip scale packages (CSP's), wafer level packages, or wafer level chip scale packages (WLCSP's), for example. Another such development has been in the area of board fabrication techniques, for example embedded printed circuit boards (PCB's) that may include passive devices, for example capacitors or inductors. However, it is rare to develop techniques for mounting semiconductor packages at the module level.
-
FIG. 1 is a plan view of aconventional semiconductor module 500.FIG. 2 is a cross-sectional view of theconventional semiconductor module 500. - Referring to
FIGS. 1 and 2 , thesemiconductor module 500 may include amodule board 535, andsemiconductor packages 510 andpassive devices 531 that are mounted on themodule board 535 usingsolder balls 529. Thesemiconductor package 510 may be implemented for interconnections by a wire bonding method, a TAB bonding method or a flip chip bonding method. Thesemiconductor package 510 may have asemiconductor chip 511 that may be formed of various structures. - The
conventional semiconductor module 500 may implement thesemiconductor package 510 that may be completed through a series of processes including a wafer fabrication process, an electric die sorting test process and a package assembly process. Thereby, thesemiconductor module 500 may be manufactured by a complicated, time-consuming and cost-ineffective process. Further, there may be limitations in reducing the size of thesemiconductor module 500. - Example, non-limiting embodiments may provide a wafer level semiconductor module that may reduce the size of an electronic module, and a method for manufacturing the wafer level semiconductor module.
- In an example embodiment, a wafer level semiconductor module may include a module board. An IC chip set may be mounted on the module board. The IC chip set may include a plurality of IC chips having scribe line areas between the adjacent IC chips. Each IC chip may have a semiconductor substrate having an active surface with a plurality of chip pads and a back surface. Sealing portions may be provided in the scribe line areas.
- According to an example embodiment, the sealing portions may have a width substantially equal to a width of the corresponding scribe line areas.
- According to an example embodiment, each IC chip may have an interlayer dielectric layer provided on the semiconductor substrate, a redistribution layer may be provided on the interlayer dielectric layer, and an insulating layer may be provided on the redistribution layer.
- According to an example embodiment, the sealing portions may be formed integrally with the interlayer dielectric layer or the insulating layer.
- According to an example embodiment, the sealing portions may be formed in a multilayered structure.
- According to an example embodiment, the sealing portions may be formed from polymer composition. The polymer composition may include low-temperature-cure polymer.
- According to an example embodiment, the sealing portions may be formed from elastomer composition.
- According to an example embodiment, the module may further include external connection terminals provided on the redistribution layer and may be configured to connect the IC chip set to the module board. The external connection terminals may be arranged at uniform intervals.
- According to an example embodiment, the back surface of each IC chip may have a protection layer. The protection layer may be an adhesive tape.
- According to an example embodiment, the IC chip set may include a plurality of IC chips that may be provided in a matrix arrangement.
- In an example embodiment, a method for manufacturing a wafer level semiconductor module may involve providing a wafer. The wafer may have an IC chip set having a plurality of IC chips and scribe line areas between the adjacent IC chips. Each adjacent IC chip may have a semiconductor substrate having an active surface with a plurality of chip pads and a back surface. A passivation layer may be provided on the active surface of the semiconductor substrate leaving the chip pads exposed. Trenches may be provided in the scribe line areas. Sealing portions may be provided in the trenches. The wafer may be separated into individual IC chip sets. The IC chip set may be mounted on the module board.
- According to an example embodiment, an interlayer dielectric layer may be provided on the passivation layer and a redistribution layer, the redistribution layer may be connected to the chip pads. An insulating layer may be provided on the redistribution layer and the interlayer dielectric layer to expose a portion of the redistribution layer.
- According to an example embodiment, the trenches may have a width substantially equal to a width of the corresponding scribe line areas.
- According to an example embodiment, the sealing portions may be formed integrally with the interlayer dielectric layer or the insulating layer. The sealing portions may be formed in a multilayered structure.
- According to an example embodiment, the wafer may be separated into IC chips having a matrix arrangement.
- According to an example embodiment, the sealing portions may be formed by providing polymer in the trenches. The polymer provided in the trenches may be a low-temperature-cure polymer.
- According to an example embodiment, the sealing portions may be formed by providing elastomer in the trenches.
- According to an example embodiment, the redistribution layer may be a multilayered redistribution layer that may be formed using the interlayer dielectric layer.
- According to an example embodiment, a portion of the back surface of the semiconductor substrate may be removed to expose a portion of the sealing portions. A protection layer may be attached to the wafer where the back surface was removed. The protection layer may be an adhesive tape.
- According to an example embodiment, external connection terminals may be provided on the exposed portion of the redistribution layer. The external connection terminals may be arranged over the IC chip set at uniform intervals.
- Example embodiments will be readily understood with reference to the following detailed description thereof in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements.
-
FIG. 1 is a plan view of a conventional semiconductor module. -
FIG. 2 is a cross-sectional view of the conventional semiconductor module inFIG. 1 . -
FIG. 3 is a plan view of a wafer level semiconductor module in accordance with an example, non-limiting embodiment. -
FIG. 4 is an example cross-sectional view of the wafer level semiconductor module inFIG. 3 . -
FIG. 5 is an example cross-sectional view of the structure of an IC chip set of the wafer level semiconductor module inFIG. 4 . -
FIGS. 6 to 16 are schematic views of a method that may be implemented to manufacture a wafer level semiconductor module in accordance with an example, non-limiting embodiment. -
FIG. 17 is a plan view of a wafer level semiconductor module in accordance with another example, non-limiting embodiment. -
FIG. 18 is an example cross-sectional view of the wafer level semiconductor module inFIG. 17 . -
FIG. 19 is a plan view of a wafer level semiconductor module in accordance with another example, non-limiting embodiment. -
FIG. 20 is a plan view of a wafer level semiconductor module in accordance with another example, non-limiting embodiment. -
FIG. 21 is a plan view of a wafer level semiconductor module in accordance with another example, non-limiting embodiment. -
FIG. 22 is a cross-sectional view of the structure of an IC chip set of a wafer level semiconductor module in accordance with another example, non-limiting embodiment. -
FIG. 23 is a cross-sectional view of the structure of an IC chip set of a wafer level semiconductor module in accordance with another, non-limiting example embodiment. -
FIG. 24 is a cross-sectional view of the structure of an IC chip set of a wafer level semiconductor module in accordance with another example, non-limiting embodiment. -
FIG. 25 is a cross-sectional view of the structure of an IC chip set of a wafer level semiconductor module in accordance with another, non-limiting example embodiment. -
FIG. 26 is a cross-sectional view of a wafer level semiconductor module in accordance with another example, non-limiting embodiment. - The drawings are for illustrative purposes only and are not drawn to scale. The spatial relationships and/or relative sizing of the elements illustrated in the various embodiments may have been reduced, expanded or rearranged to improve the clarity of the figures with respect to the corresponding description. The figures, therefore, should not be interpreted as accurately reflecting the relative sizing and/or positioning of the corresponding structural elements that could be encompassed by an actual device manufactured according to the example embodiments.
- Example, non-limiting embodiments will now be described more fully hereinafter with reference to the accompanying drawings. This invention may, however, be embodied in many different forms and should not be construed as limited to the example embodiments set forth herein. Rather, the disclosed embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. The principles and features of this invention may be employed in varied and numerous embodiments without departing from the scope of the invention.
- The figures are intended to illustrate the general characteristics of methods and/or devices of example embodiments of this invention, for the purpose of the description of such example embodiments herein. The drawings are not, however, to scale and may not precisely reflect the characteristics of any given embodiment, and should not be interpreted as defining or limiting the range of values or properties of example embodiments within the scope of this invention. Rather, for simplicity and clarity of illustration, the dimensions of some of the elements may be exaggerated relative to other elements.
- Well-known structures and processes are not described or illustrated in detail to avoid obscuring the example embodiments.
- An element is considered as being mounted (or provided) “on” another element when mounted or provided) either directly on the referenced element or mounted (or provided) on other elements overlaying the referenced element. Throughout this disclosure, spatial terms such as “upper,” “lower,” “above” and “below” (for example) are used for convenience in describing various elements or portions or regions of the elements as shown in the figures. These terms do not, however, require that the structure be maintained in any particular orientation.
-
FIG. 3 is a plan view of a waferlevel semiconductor module 100 in accordance with an example embodiment.FIG. 4 is a cross-sectional view of the waferlevel semiconductor module 100 inFIG. 3 . - Referring to
FIGS. 3 and 4 , thesemiconductor module 100 may include amodule board 135 and an IC chip set 110 mounted on themodule board 135 byexternal connection terminals 129, for example conductive bumps. The IC chip set 110 may include a plurality ofIC chips 111 provided in a matrix arrangement. By way of example only, eightIC chips 111 may be arranged in a row. The plurality ofIC chips 111 may have scribe line areas (SL), which may also be referred to as scribe lanes or sawing lanes, between theadjacent IC chips 111. Sealingportions 117 a may be provided in the scribe line areas (SL) to surround the side surfaces of the IC chips 111. Theexternal connection terminals 129 may, for example, be formed through a rerouting process at wafer level. - In an example embodiment, the plurality of
IC chips 111 that have completed a package assembly process at wafer level may be directly attached to themodule board 135. The IC chip set 110 including the plurality ofIC chips 111 may be separated from a wafer as a single entity. In this way, thesemiconductor module 100 may be manufactured by a simplified process and the size of thesemiconductor module 100 may be reduced. In comparison with a conventional semiconductor module of the same size, thesemiconductor module 100 may accommodate a greater number of the IC chips and/or larger IC chips. Further, themodule board 135 may have an increased flexibility of design. - The
module board 135, theexternal connection terminals 129 and the plurality ofIC chip 111 may have different coefficients of thermal expansion. The sealingportions 117 a provided in the scribe line areas (SL) may absorb mechanical stresses which may result from the difference in coefficients of thermal expansion. Additionally, the sealingportions 117 a may serve as an electrical shield between the plurality ofIC chips 111 to reduce or prevent electrical interference between the IC chips 111. Accordingly, the sealingportions 117 a may reduce the likelihood that warpage may occur in edges of the IC chip set 110. -
FIG. 5 is an example cross-sectional view illustrating the structure of the IC chip set 110 of the waferlevel semiconductor module 100 inFIG. 4 . - Referring to
FIG. 5 , each of the IC chips 111 may have asemiconductor substrate 112 having an active surface withchip pads 113 and a back surface. Apassivation layer 114 may be provided on the active surface of thesemiconductor substrate 112, which may expose thechip pads 113. Aninterlayer dielectric layer 117 may be provided on thepassivation layer 114. Aredistribution layer 123 may be provided on theinterlayer dielectric layer 117. An insulatinglayer 124 may be provided on theredistribution layer 123, which may expose a portion of theredistribution layer 123. Theexternal connection terminals 129 may be provided on the exposed portion of theredistribution layer 123. - By way of example only, the sealing
portions 117 a may be formed from resin, for example a polymer composition. The polymer composition may include lower-temperature-cure polymer, of which the curing temperature may be 200° C. or lower, for example. The lower-temperature-cure polymer may reduce the likelihood that lower productivity may result from deterioration of the IC chips that may occur during curing of the polymer. - In an alternative example embodiment, the sealing
portions 117 a may be formed from elastomer composition. The sealingportions 117 a may be integral with theinterlayer dielectric layer 117 and may be formed from the same material as theinterlayer dielectric layer 117. For example, the sealingportions 117 a may be formed by providing insulating materials intrenches 115 while theinterlayer dielectric layer 117 is formed. - The width of the sealing
portions 117 a may be substantially equal to the width of the corresponding scribe line areas (SL). The sealingportions 117 a may run through the full depth of thesemiconductor substrate 112. In this way, the sealingportions 117 a may secure the maximum volume between theadjacent IC chips 111 to provide the maximum stress-absorbing effect. Alternatively, the sealingportions 117 a may run through a portion of thesemiconductor substrate 112, or the width of the sealingportions 117 a may be smaller than the width of the corresponding scribe line areas (SL). - A
protection layer 125, for example, adhesive tape, may be provided on the back surface of thesemiconductor substrate 112 and may be configured to protect the back surface of thesemiconductor substrate 112. By way of example only, theprotection layer 125 may be a polyimide tape. Alternatively, theprotection layer 125 may be other various elements for protecting the back surface of thesemiconductor substrate 112. -
FIGS. 6 to 16 are schematic views of a method for manufacturing a wafer level semiconductor module in accordance with an example embodiment. - Referring to
FIG. 6 , a wafer (W) may include an IC chip set having a plurality of IC chips 111. EachIC chip 111 may have asilicon semiconductor substrate 112,chip pads 113 and apassivation layer 114. By way of example only, thechip pads 113 may be formed from metals, for example aluminum. Thepassivation layer 114 may be formed from nitride, for example. Thepassivation layer 114 may be provided on the active surface of eachIC chip 111 and may expose thechip pads 113. Thechip pads 113 may be arranged along the opposing edges of eachIC chip 111 or at the center of eachIC chip 111, for example. The IC chip set may have scribe line areas (SL) between adjacent IC chips 111. - Referring to
FIG. 7 ,trenches 115 may be formed in the scribe line areas (SL). Thetrenches 115 may run to a determined depth of thesemiconductor substrate 112 through thepassivation layer 114. By way of example only, thetrenches 115 may be formed using a photolithographic process and an etching process. The width of thetrenches 115 may be smaller than or equal to the width of the corresponding scribe line areas (SL). If the width of thetrenches 115 is equal to the width of the corresponding scribe line areas (SL), the volume of the sealingportions 117 a that may be provided in thetrenches 115 may be maximumized. To secure the maximum volume, thetrenches 115 may extend perpendicularly to the wafer surface from the edges of the scribe line areas (SL). The shape of thetrenches 115 may vary. - Referring to
FIG. 8 , thetrenches 115 may be filled. Aninterlayer dielectric layer 117 may be provided on thepassivation layer 114 that may expose thechip pads 113. While theinterlayer dielectric layer 117 is being formed, thetrenches 115 may be filled with materials to form sealingportions 117 a. For example, theinterlayer dielectric layer 117 and the sealingportions 117 a may serve as thermal stress absorption and/or electrical insulation. By way of example only, theinterlayer dielectric layer 117 may be formed from polymer composition, for example photosensitive polyimide (PSPI), benzo-cyclo-butene (BCB), or epoxy. For example, theinterlayer dielectric layer 117 may be provided on the surface of thesemiconductor substrate 112 using a spin coating method, and a portion of theinterlayer dielectric layer 117 may be removed using a photo process to expose thechip pads 113. - Referring to
FIG. 9 , aseed metal layer 119 may be provided on theinterlayer dielectric layer 117 and may be connected to thechip pads 113. By way of example only, theseed metal layer 119 may be formed using a deposition method or a sputtering method. Theseed metal layer 119 may be multilayered using alloy of various metals, for example, Ti/Cu, Cr/Cu, Cr/Ni, CrN, Ti/Cu/Ni, or Cr/Ni/Au. - A
photoresist layer 121 may be provided on theseed metal layer 119. For example, thephotoresist layer 121 may be formed through application, exposure and development of photoresist materials. Thephotoresist layer 121 may be used to expose a portion of theseed metal layer 119. - Referring to
FIG. 10 , aredistribution layer 123 may be provided on the exposed portion of theseed metal layer 119. Theredistribution layer 123 may be formed from materials having improved electrical conductivity, for example, Cu. Theredistribution layer 123 may be connected to thechip pads 113. By way of example only, theredistribution layer 123 may be formed by an electroplating process using theseed metal layer 119 as a plating electrode. The electroplating process may be replaced with an electroless process, a mechanical vapor deposition process or a chemical vapor deposition process, for example. After theredistribution layer 123 is provided, thephotoresist layer 121 may be removed. - Referring to
FIG. 11 , the exposed portion of theseed metal layer 119 may be removed using theredistribution layer 123 as a mask. By way of example only, removal of theseed metal layer 119 may be implemented by an anisotropic etching method or an isotropic etching method. - Referring to
FIG. 12 , an insulatinglayer 124 may be provided on theredistribution layer 123 and theinterlayer dielectric layer 117. A portion of the insulatinglayer 124 may be removed so that external connection terminals may be provided on the exposedredistribution layer 123. By way of example only, the insulatinglayer 124 may be formed from the same material as theinterlayer dielectric layer 117. The resultant wafer (W) may be backlapped to reduce the thickness. The backlapping process may expose a portion of the sealingportions 117 a. - Referring to
FIG. 13 , aprotection layer 125, for example an adhesive tape, may be attached to the back surface of the wafer (W). Theprotection layer 125 may protect the back surface of theIC chip 111 from the external environment. By way of example only, theprotection layer 125 may be an insulating tape having adhesive property, for example a polyimide tape. Elements and/or processes for protecting theIC chip 111 may vary. - Referring to
FIG. 14 ,external connection terminals 129 may be provided on the exposed portion of theredistribution layer 123. A multilayered under bump metallurgic (UBM) layer may be provided under theexternal connection terminals 129. Theexternal connection terminals 129 may be aligned on and attached to the exposed portion of theredistribution layer 123 using a reflow process. By way of example only, theexternal connection terminals 129 may be conductive bumps formed from metals, for example, Cu, Au or Ni. Although theexternal connection terminals 129 may be formed using a plating method, formation of theexternal connection terminals 129 may be not limited in this regard. For example, theexternal connection terminals 129 may be formed using a bump placement method or a stencil printing method. - Referring to
FIGS. 14-16 , an IC chip set 110 may be separated from the wafer (W). The IC chip set 110 may include a plurality of the IC chips 111 provided in an m*n matrix arrangement, for example 1*8. The IC chip set 110 may be sawed along the scribe line areas (SL) using asawing blade 150. - Returning to
FIG. 4 , the IC chip set 110 may be mounted on amodule board 135 using theexternal connection terminals 129. -
FIG. 17 is a plan view of a waferlevel semiconductor module 200 in accordance with another example embodiment.FIG. 18 is a cross-sectional view of the waferlevel semiconductor module 200 inFIG. 17 . - Referring to
FIGS. 17 and 18 , the waferlevel semiconductor module 200 may include amodule board 235 and an IC chip set 210 mounted on themodule board 235. For example, the IC chip set 210 may include a plurality ofIC chips 211 provided in a 2*4 matrix arrangement. The two-row arrangement of the IC chips 211 may allow for reduced length of thesemiconductor module 200. Sealingportions 217 a may be configured to absorb thermal stresses. -
FIG. 19 is a plan view of a waferlevel semiconductor module 301 in accordance with another example embodiment.FIG. 20 is a plan view of a waferlevel semiconductor module 302 in accordance with another example embodiment.FIG. 21 is a plan view of a waferlevel semiconductor module 303 in accordance with another example embodiment. - Referring to
FIG. 19 , the waferlevel semiconductor module 301 may include amodule board 335 and an IC chip set 310 mounted on themodule board 335. For example, the IC chip set 310 may include a plurality ofIC chips 311 provided in a 1*8 matrix arrangement. - Referring to
FIG. 20 , the waferlevel semiconductor module 302 may include amodule board 335 and an IC chip set 310 a mounted on themodule board 335. For example, the IC chip set 310 a may include a plurality ofIC chips 311 provided in a 1*11 matrix arrangement. - Referring to
FIG. 21 , the waferlevel semiconductor module 303 may include amodule board 335 and an IC chip set 310 b mounted on themodule board 335. For example, the IC chip set 310 b may include a plurality ofIC chips 311 provided in a 2*11 matrix arrangement. -
FIG. 22 is a cross-sectional view illustrating the structure of an IC chip set 410 a of a wafer level semiconductor module in accordance with another example embodiment.FIG. 23 is a cross-sectional view of the structure of an IC chip set 410 b of a wafer level semiconductor module in accordance with another example embodiment.FIG. 24 is a cross-sectional view of the structure of an IC chip set 410 c of a wafer level semiconductor module in accordance with another example embodiment.FIG. 25 is a cross-sectional view of the structure of an IC chip set 410 d of a wafer level semiconductor module in accordance with another example embodiment. - Referring to
FIG. 22 , in the structure of the IC chip set 410 a, sealingportions 418 may be unconnected to aninterlayer dielectric layer 417. Before theinterlayer dielectric layer 417 is provided, polymer may be filled intrenches 415 to form the sealingportions 418. By way of example only, the sealingportions 418 may be formed from materials different from theinterlayer dielectric layer 417, such as an elastomer composition. - Referring to
FIG. 23 , in the structure of the IC chip set 410 b, sealing portions may be formed of a multilayered dielectric structure. Aninterlayer dielectric layer 417 a and an insulatinglayer 424 a may be provided intrenches 415 to form the sealing portions. For example, theinterlayer dielectric layer 417 a and the insulatinglayer 424 a may each be filled in thetrenches 415 at a predetermined thickness. - Referring to
FIG. 24 , in the structure of the IC chip set 410 c, a multilayered, for example two-layered,redistribution layer dielectric layers layer 424 is being formed, the insulatinglayer 424 may be filled intrenches 415 to form sealingportions 424 a. - Referring to
FIG. 25 , in the structure of the IC chip set 410 d, interlayerdielectric layers layer 424 a may be provided intrenches 415 to form multilayered sealing portions. For example, the interlayerdielectric layers layer 424 a may each be filled in thetrench 415 at a predetermined or desired thickness. -
FIG. 26 is a cross-sectional view of a waferlevel semiconductor module 400 in accordance with another example embodiment. - Referring to
FIG. 26 , the waferlevel semiconductor module 400 may include amodule board 435 and an IC chip set 410 f mounted on themodule board 435 usingexternal connection terminals 429 a.External connection terminals 429 a, for example the conductive bumps, may be uniformly arranged over the back surface of the IC chip set 410 f. The arrangement of the external connection terminals may be made with regard to a chip or an IC chip set. The arrangement of the external connection terminals may (for example) reduce electrical connection routes of a semiconductor module. - In accordance with example, non-limiting embodiments, a wafer level semiconductor module in which an IC chip set may be mounted on a module board may reduce the size and/or increase capacity of the module board. Further, sealing portions provided in scribe line areas may absorb thermal stresses to reduce warpage of an IC chip set and/or prevent electrical interference between IC chips, which may improve the electrical and thermal characteristics of a semiconductor module.
- Although example, non-limiting embodiments have been described in detail hereinabove, it should be understood that many variations and/or modifications of the basic inventive concepts taught herein, which may appear to those skilled in the art, will still fall within the spirit and scope as defined by the appended claims.
Claims (31)
1. A wafer level semiconductor module comprising:
a module board; and
an IC chip set mounted on the module board, the IC chip set including:
a plurality of IC chips having scribe line areas between adjacent IC chips,
each IC chip having a semiconductor substrate with an active surface with a plurality of chip pads and a back surface,
a passivation layer provided on the active surface of the semiconductor substrate of each IC chip having openings through which the chip pads are exposed, and
sealing portions provided in the scribe line areas.
2. The module of claim 1 , wherein the sealing portions have a width substantially equal to a width of the corresponding scribe line areas.
3. The module of claim 1 , wherein each IC chip has an interlayer dielectric layer provided on the active surface of the semiconductor substrate, a redistribution layer provided on the interlayer dielectric layer, and an insulating layer provided on the redistribution layer.
4. The module of claim 3 , wherein the sealing portions are integral with the interlayer dielectric layer.
5. The module of claim 3 , wherein the sealing portions are integral with the insulating layer.
6. The module of claim 1 , wherein the sealing portions are formed in a multilayered structure.
7. The module of claim 1 , wherein the sealing portions are formed from polymer composition.
8. The module of claim 7 , wherein the polymer composition includes lower-temperature-cured polymer.
9. The module of claim 1 , wherein the sealing portions are formed from at least one elastomer composition.
10. The module of claim 3 , further comprising external connection terminals provided on the redistribution layer and configured to connect the IC chip set to the module board.
11. The module of claim 10 , wherein the external connection terminals are arranged at uniform intervals.
12. The module of claim 1 , wherein the back surface of each IC chip has a protection layer.
13. The module of claim 12 , wherein the protection layer is an adhesive tape.
14. The module of claim 1 , wherein the plurality of IC chips provided are in a matrix arrangement.
15. A method for manufacturing a wafer level semiconductor module comprising:
providing a wafer having an IC chip set having a plurality of IC chips and scribe line areas between adjacent IC chips, each IC chip having a semiconductor substrate having an active surface with a plurality of chip pads and a back surface;
forming trenches in the scribe line areas; and.
filling the trenches to form sealing portions.
16. The method of claim 15 , further comprising:
separating the wafer into IC chip sets; and
mounting the IC chip set on the module board.
17. The method of claim 15 , wherein the trenches have a width substantially equal to a width of the corresponding scribe line areas.
18. The method of claim 15 , further comprising:
forming a passivation layer on the active surface of the semiconductor substrate exposing the chip pads;
forming an interlayer dielectric layer on the passivation layer;
forming a redistribution layer connected to the chip pads on the passivation layer;
forming an insulating layer on the redistribution layer and the interlayer dielectric layer to expose a portion of the redistribution layer.
19. The method of claim 18 , wherein the sealing portions are formed integrally with the interlayer dielectric layer.
20. The method of claim 18 , wherein the sealing portions are formed integrally with the insulating layer.
21. The method of claim 15 , wherein the sealing portions are formed in a multilayered structure.
22. The method of claim 16 , wherein the wafer is separated into IC chips sets having a matrix arrangement.
23. The method of claim 15 , wherein the sealing portions are formed by providing polymer in the trenches.
24. The method of claim 23 , wherein the polymer is a lower-temperature-cured polymer.
25. The method of claim 15 , wherein the sealing portions are formed by providing elastomer in the trenches.
26. The method of claim 18 , wherein the redistribution layer is a multilayered redistribution layer formed using the interlayer dielectric layer.
27. The method of claim 18 , further comprising removing a portion of the back surface of the semiconductor substrate to expose a portion of the sealing portion.
28. The method of claim 27 , further comprising:
forming a protection layer on the wafer where the back surface was removed.
29. The method of claim 28 , wherein the protection layer is an adhesive tape.
30. The method of claim 18 , further comprising:
providing external connection terminals on the exposed portion of the redistribution layer.
31. The method of claim 30 , wherein the external connection terminals are arranged over the IC chip set at uniform intervals.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/588,231 US8110922B2 (en) | 2006-04-21 | 2009-10-08 | Wafer level semiconductor module and method for manufacturing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2006-0036312 | 2006-04-21 | ||
KR1020060036312A KR100703816B1 (en) | 2006-04-21 | 2006-04-21 | Wafer level semiconductor module and manufacturing method thereof |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/588,231 Division US8110922B2 (en) | 2006-04-21 | 2009-10-08 | Wafer level semiconductor module and method for manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070246826A1 true US20070246826A1 (en) | 2007-10-25 |
Family
ID=38160887
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/585,088 Abandoned US20070246826A1 (en) | 2006-04-21 | 2006-10-24 | Wafer level semiconductor module and method for manufacturing the same |
US12/588,231 Active 2027-03-26 US8110922B2 (en) | 2006-04-21 | 2009-10-08 | Wafer level semiconductor module and method for manufacturing the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/588,231 Active 2027-03-26 US8110922B2 (en) | 2006-04-21 | 2009-10-08 | Wafer level semiconductor module and method for manufacturing the same |
Country Status (2)
Country | Link |
---|---|
US (2) | US20070246826A1 (en) |
KR (1) | KR100703816B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090072394A1 (en) * | 2007-02-28 | 2009-03-19 | Masanori Onodera | Semiconductor device and method of manufacturing the same |
US20090155982A1 (en) * | 2007-12-12 | 2009-06-18 | Casio Computer Co., Ltd. | Method of manufacturing semiconductor device having semiconductor formation regions of different planar sizes |
US20100013901A1 (en) * | 2007-07-17 | 2010-01-21 | Masahiro Yonekawa | Image forming apparatus |
US20100096730A1 (en) * | 2008-10-16 | 2010-04-22 | Cambridge Silicon Radio Ltd. | Passivation technique |
WO2010007560A3 (en) * | 2008-07-16 | 2010-05-14 | Koninklijke Philips Electronics N.V. | Semiconductor device and manufacturing method |
US20160204075A1 (en) * | 2015-01-14 | 2016-07-14 | Infineon Technologies Ag | Semiconductor chip and method of processing a semiconductor chip |
US9455244B2 (en) | 2013-04-10 | 2016-09-27 | Samsung Electronics Co., Ltd. | Semiconductor package |
US20170170127A1 (en) * | 2015-12-11 | 2017-06-15 | SK Hynix Inc. | Semiconductors, packages, wafer level packages, and methods of manufacturing the same |
CN106971988A (en) * | 2015-12-11 | 2017-07-21 | 爱思开海力士有限公司 | Wafer-level packaging part and its manufacture method |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20090074382A (en) | 2008-01-02 | 2009-07-07 | 삼성전자주식회사 | Semiconductor module and method of manufacturing the same |
KR102078848B1 (en) | 2013-03-15 | 2020-02-18 | 삼성전자 주식회사 | Method of Fabricating Semiconductor Stack Structures |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6153448A (en) * | 1997-05-14 | 2000-11-28 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method |
US6348728B1 (en) * | 2000-01-28 | 2002-02-19 | Fujitsu Limited | Semiconductor device having a plurality of semiconductor elements interconnected by a redistribution layer |
US20060019467A1 (en) * | 2004-07-23 | 2006-01-26 | In-Young Lee | Methods of fabricating integrated circuit chips for multi-chip packaging and wafers and chips formed thereby |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4179794A (en) * | 1975-07-23 | 1979-12-25 | Nippon Gakki Seizo Kabushiki Kaisha | Process of manufacturing semiconductor devices |
JP3152180B2 (en) | 1997-10-03 | 2001-04-03 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
JP4809957B2 (en) | 1999-02-24 | 2011-11-09 | 日本テキサス・インスツルメンツ株式会社 | Manufacturing method of semiconductor device |
KR100324332B1 (en) * | 2000-01-04 | 2002-02-16 | 박종섭 | Bga semiconductor package improving solder joint reliability and fabrication method thereof |
TW472372B (en) * | 2001-01-17 | 2002-01-11 | Siliconware Precision Industries Co Ltd | Memory module with direct chip attach and the manufacturing process thereof |
-
2006
- 2006-04-21 KR KR1020060036312A patent/KR100703816B1/en not_active IP Right Cessation
- 2006-10-24 US US11/585,088 patent/US20070246826A1/en not_active Abandoned
-
2009
- 2009-10-08 US US12/588,231 patent/US8110922B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6153448A (en) * | 1997-05-14 | 2000-11-28 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method |
US6348728B1 (en) * | 2000-01-28 | 2002-02-19 | Fujitsu Limited | Semiconductor device having a plurality of semiconductor elements interconnected by a redistribution layer |
US20060019467A1 (en) * | 2004-07-23 | 2006-01-26 | In-Young Lee | Methods of fabricating integrated circuit chips for multi-chip packaging and wafers and chips formed thereby |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9508651B2 (en) * | 2007-02-28 | 2016-11-29 | Cypress Semiconductor Corporation | Semiconductor device and method of manufacturing the same |
US11018105B2 (en) | 2007-02-28 | 2021-05-25 | Cypress Semiconductor Corporation | Semiconductor device and method of manufacturing the same |
US20090072394A1 (en) * | 2007-02-28 | 2009-03-19 | Masanori Onodera | Semiconductor device and method of manufacturing the same |
US20100013901A1 (en) * | 2007-07-17 | 2010-01-21 | Masahiro Yonekawa | Image forming apparatus |
US20090155982A1 (en) * | 2007-12-12 | 2009-06-18 | Casio Computer Co., Ltd. | Method of manufacturing semiconductor device having semiconductor formation regions of different planar sizes |
US7888238B2 (en) * | 2007-12-12 | 2011-02-15 | Casio Computer Co., Ltd. | Method of manufacturing semiconductor device having semiconductor formation regions of different planar sizes |
KR101053026B1 (en) | 2007-12-12 | 2011-08-01 | 가시오게산키 가부시키가이샤 | Manufacturing Method of Semiconductor Device |
WO2010007560A3 (en) * | 2008-07-16 | 2010-05-14 | Koninklijke Philips Electronics N.V. | Semiconductor device and manufacturing method |
US20100096730A1 (en) * | 2008-10-16 | 2010-04-22 | Cambridge Silicon Radio Ltd. | Passivation technique |
US9455244B2 (en) | 2013-04-10 | 2016-09-27 | Samsung Electronics Co., Ltd. | Semiconductor package |
US9899351B2 (en) | 2013-04-10 | 2018-02-20 | Samsung Electronics Co., Ltd. | Semiconductor package |
US10134697B2 (en) * | 2015-01-14 | 2018-11-20 | Infineon Technologies Ag | Semiconductor chip and method of processing a semiconductor chip |
US20160204075A1 (en) * | 2015-01-14 | 2016-07-14 | Infineon Technologies Ag | Semiconductor chip and method of processing a semiconductor chip |
US11164830B2 (en) | 2015-01-14 | 2021-11-02 | Infineon Technologies Ag | Semiconductor chip and method of processing a semiconductor chip |
US20170170127A1 (en) * | 2015-12-11 | 2017-06-15 | SK Hynix Inc. | Semiconductors, packages, wafer level packages, and methods of manufacturing the same |
CN106971988A (en) * | 2015-12-11 | 2017-07-21 | 爱思开海力士有限公司 | Wafer-level packaging part and its manufacture method |
US9837360B2 (en) * | 2015-12-11 | 2017-12-05 | SK Hynix Inc. | Wafer level packages and electronics system including the same |
Also Published As
Publication number | Publication date |
---|---|
US8110922B2 (en) | 2012-02-07 |
KR100703816B1 (en) | 2007-04-04 |
US20100032807A1 (en) | 2010-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8110922B2 (en) | Wafer level semiconductor module and method for manufacturing the same | |
US9741659B2 (en) | Electrical connections for chip scale packaging | |
CN109937476B (en) | Wafer level package and method | |
US10043768B2 (en) | Semiconductor device and method of manufacture thereof | |
KR100320648B1 (en) | Wafer level chip scale package and process for making the same | |
US8101496B2 (en) | Method of manufacturing ball grid array type semiconductor device | |
TWI511253B (en) | Chip package | |
US8211789B2 (en) | Manufacturing method of a bump structure having a reinforcement member | |
US9105588B2 (en) | Semiconductor component having a second passivation layer having a first opening exposing a bond pad and a plurality of second openings exposing a top surface of an underlying first passivation layer | |
US8963314B2 (en) | Packaged semiconductor product and method for manufacture thereof | |
US20020064935A1 (en) | Semiconductor device and manufacturing method the same | |
US6587353B2 (en) | Semiconductor device | |
US20020096757A1 (en) | Semiconductor device and method of manufacturing the same | |
EP1482553A2 (en) | Semiconductor device and manufacturing method thereof | |
US20220052008A1 (en) | Semiconductor Device, Method Making It And Packaging Structure | |
US8048776B2 (en) | Semiconductor device and method of supporting a wafer during backgrinding and reflow of solder bumps | |
KR100912427B1 (en) | Stacked chip package and method for forming thereof | |
US20050093170A1 (en) | Integrated interconnect package | |
EP1544913B1 (en) | Semiconductor device and method of manufacturing thereof | |
KR102570496B1 (en) | Manufacturing method for semiconductor package | |
CN115332190A (en) | Chip packaging structure and forming method thereof | |
US11728284B2 (en) | Chip package structure and method for forming the same | |
KR100969444B1 (en) | Wafer level chip scale package having a patterned epoxy seal member and fabricating method of the same | |
US9859233B1 (en) | Semiconductor device package with reinforced redistribution layer | |
JP2005094040A (en) | Semiconductor device and packaging structure of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHUNG, HYUN-SOO;BAEK, SEUNG-DUK;LEE, DONG-HO;AND OTHERS;REEL/FRAME:018460/0576;SIGNING DATES FROM 20060831 TO 20060928 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |