US20070242404A1 - Circuit output stage protection system - Google Patents
Circuit output stage protection system Download PDFInfo
- Publication number
- US20070242404A1 US20070242404A1 US11/808,227 US80822707A US2007242404A1 US 20070242404 A1 US20070242404 A1 US 20070242404A1 US 80822707 A US80822707 A US 80822707A US 2007242404 A1 US2007242404 A1 US 2007242404A1
- Authority
- US
- United States
- Prior art keywords
- output stage
- transistor
- output
- protection system
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 8
- 239000003990 capacitor Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
- H03K19/018528—Interface arrangements of complementary type, e.g. CMOS with at least one differential stage
Definitions
- the present invention is related to NMOS-based integrated circuit (IC) output stages.
- CMOS technology advances to the 0.1-0.2 ⁇ m range and beyond, supply voltages are scaled down accordingly.
- voltage differences among the gate, source, and drain of a NMOS device exceed device ratings, the life of the device is significantly decreased. Therefore, a problem occurs when using NMOS devices in an IC output stage to interface relatively low supply voltage NMOS devices of an IC core circuit with relatively high supply voltage at the output stage.
- the IC core circuit includes 0.13 ⁇ m NMOS devices that require a 1.2 V supply voltage, and the IC output stage requires a 3.3 V supply voltage.
- a level shifter coupled between the IC core circuit and output stage can be used to bridge the 1.2 V and 3.3 V power domains. But this approach is not advantageous because level shifters consume a significant amount of power, and combining 1.2 V IC core devices with 3.3 V output stage devices significantly increases processing cost.
- NMOS-based IC output stage to interface relatively low voltage NMOS devices in an IC core with relatively high voltages at the output stage, and more particularly, a system for protecting the NMOS devices in the IC output stage.
- the present invention is directed to protecting NMOS devices in an IC output stage, which interfaces relatively low voltage NMOS devices in an IC core with relatively high voltages at the output stage.
- the output stage protection system protects NMOS devices in the IC output stage during normal IC operations, IC power up/power down, and electrostatic discharge (ESD) events.
- the IC output stage includes a pair of relatively low voltage (e.g. 1.2 V thin oxide) NMOS devices, each having a gate coupled to an output of the IC core and a source coupled to a current source.
- the IC output stage further includes a first pair of relatively high voltage (e.g. 2.5 V thick oxide) NMOS devices, each having a source coupled to respective drains of the pair of 1.2 V NMOS devices.
- a biasing circuit biases the gates of the first pair of 2.5 V NMOS devices so that the voltage on the pair of 1.2 V NMOS devices does not exceed the voltage rating for 1.2 V NMOS devices.
- a second pair of relatively high voltage (e.g. 2.5 V thick oxide) NMOS devices each have a source coupled to respective drains of the first pair of 2.5 V NMOS devices and a drain coupled to a first output node and a second output node, respectively.
- the IC output stage further includes one or more diodes coupled in series between the first output node and the gates of the second pair of 2.5 V NMOS devices, and one or more diodes coupled in series between the second output node and the gates of the second pair of 2.5 V NMOS devices.
- the series diodes substantially ensure that the first and second pairs of 2.5 V NMOS devices and the pair of 1.2 V NMOS devices operate within the device ratings during IC power up/power down.
- the series diodes are coupled to the gates of the second pair of 2.5 V NMOS devices through a resistor. The series diodes, in conjunction with the resistor, provide added protection during ESD events at the output nodes.
- an output stage protection system protects NMOS devices in an IC output stage from ESD events at the input/output (I/O) pads.
- a first I/O pad ESD protection circuit is coupled to a first I/O pad and a second I/O pad ESD protection circuit is coupled to a second I/O pad.
- the first and second I/O pad ESD protection circuits include a clamp coupled to a local net as opposed to a chip-level supply voltage. The clamp redirects ESD to ground, away from the NMOS devices of the output stage.
- the IC output stage has a single-ended configuration.
- a relatively low voltage NMOS device is coupled to an IC core output and to a current source.
- a first relatively high voltage NMOS device is coupled to a biasing circuit and to the relatively low voltage NMOS device.
- a second relatively high voltage NMOS device is coupled to an output node and to the first relatively high voltage NMOS device.
- the single-ended IC output stage further includes one or more diodes coupled between the output node and a gate of the second relatively high voltage NMOS device. The one or more diodes substantially ensure that the first and second relatively high voltage NMOS devices and the relatively low voltage NMOS device operate within the device ratings during IC power up/power down.
- the one or more diodes are optionally coupled to the gate of the second relatively high voltage NMOS device through a resistor for added protection during ESD events at the output node.
- FIG. 1 illustrates a block diagram of a system for interfacing relatively low voltage devices in an IC core with relatively high voltage at an output stage.
- FIG. 2 illustrates a circuit diagram of an output stage protection system, which protects NMOS devices in an IC output stage during normal IC operations.
- FIG. 3 illustrates a circuit diagram of an output stage protection system, in accordance with an embodiment of the present invention, which protects NMOS devices in an IC output stage during normal IC operations and IC power up/power down.
- FIG. 4 illustrates an example NMOS diode implementation for the output stage protection system shown in FIG. 3 .
- FIG. 5 illustrates an IC input/output (I/O) pad circuit, which provides local electrostatic discharge (ESD) protection, in accordance with an embodiment of the present invention.
- FIG. 6 illustrates a circuit diagram of an output stage protection system, in accordance with an embodiment of the present invention, which protects NMOS devices in an IC output stage during normal IC operations and IC power up/power down, and provides local ESD protection at the I/O pads.
- the present invention is directed to protecting NMOS devices in an IC output stage, which interfaces relatively low voltage NMOS devices in an IC core with relatively high output voltages at the output stage.
- FIG. 1 illustrates a block diagram of an example system 100 for interfacing relatively low voltage devices in an IC core with relatively high voltages at an output stage.
- a level shifter 104 bridges a relatively low voltage core 102 with a relatively high voltage output 106 .
- the relatively low voltage core 102 is described herein as a 1.2 V core.
- the relatively high voltage output is described herein as a 3.3 V output.
- the invention is not, however, limited to these example voltages. Based on the description herein, one skilled in the relevant art(s) will understand that the invention can be implemented with other voltage levels.
- level shifter 104 consumes a significant amount of power, and combining 1.2 V devices in IC core 102 with 3.3 V devices in output stage 106 significantly increases processing cost or are not available in the technology.
- FIG. 2 illustrates a circuit diagram of a NMOS-based output stage protection system 200 , which interfaces relatively low supply voltage NMOS devices in an IC logic core 201 with relatively high supply voltages at an output stage 202 .
- NMOS-based output stage protection system 200 does not require a level shifter, such as level shifter 104 , shown in FIG. 1 .
- output stage protection system 200 of FIG. 2 protects 1.2 V NMOS main output stage devices and 2.5 V NMOS output stage protection devices in output stage 202 .
- a pair of 1.2 V NMOS devices M 1 204 and M 2 206 each have a gate coupled to respective outputs of IC logic core 201 , and a source coupled to a current source 208 .
- a first pair of 2.5 V NMOS cascode devices M 3 210 and M 4 212 each have a source coupled to respective drains of 1.2 V pair M 1 204 and M 2 206 .
- First pair M 3 210 and M 4 212 each have a gate coupled to an external biasing circuit 214 , which biases first pair M 3 210 and M 4 212 so that 1.2 V pair M 1 204 and M 2 206 operate in the saturation region.
- External biasing circuit 214 biases the gates of first pair M 3 210 and M 4 212 such that a gate-source voltage difference at the drains of 1.2 V pair M 1 204 and M 2 206 does not exceed approximately 1.2 V.
- Methods and systems for implementing external biasing circuit 214 are well known to one skilled in the relevant art(s).
- a second pair of 2.5 V NMOS cascode devices M 5 216 and M 6 218 each have a source coupled to respective drains of first pair M 3 210 and M 4 212 . Gates of second pair M 5 216 and M 6 218 are coupled together and biased to approximately 2.5 V in order to bias first pair M 3 210 and M 4 212 in the saturation region.
- 2.5 V cascode device M 5 216 has a drain coupled to an output node A 220
- 2.5 V cascode device M 6 218 has a drain coupled to an output node B 222 .
- output nodes A 220 and B 222 are referenced to a 3.3 V external voltage supply through a resistive load.
- output stage protection system 200 has a single-ended configuration.
- a relatively low voltage NMOS device replaces pair of 1.2 V NMOS devices M 1 204 and M 2 206 .
- a first relatively high voltage NMOS device replaces first pair of 2.5 V NMOS cascode devices M 3 210 and M 4 212 , and a second relatively high voltage NMOS device replaces second pair of 2.5 V NMOS cascode devices M 5 216 and M 6 218 .
- Output stage protection system 200 ensures that during normal IC operations, first and second pairs of cascode devices M 3 210 -M 6 218 and 1.2 V pair M 1 204 and M 2 206 operate in a relatively safe region, within the voltage ratings of the devices. For example, the voltage difference between any two of the three terminals (gate, source, and drain) of a 1.2 V NMOS device should not exceed approximately 1.32 V and the voltage difference between any two terminals of a 2.5 V NMOS device should not exceed approximately 2.75 V.
- the NMOS device supply voltages are slowly ramping up or down.
- FIG. 2 when 2.5 V supply voltage 224 and 1.2 V supply voltage 226 are slowly ramping up or down, and output nodes A 220 and B 222 are referenced to a 3.3 V external supply voltage, gate voltages of first and second pairs of cascode devices M 3 210 -M 6 218 are approximately 0 V. Therefore, during IC power up/power down, the drain-source voltage difference between first and second pairs of cascode devices M 3 210 -M 6 218 is about 3.3 V, which exceeds the 2.75 V voltage rating of the devices.
- FIG. 3 illustrates a circuit diagram of a NMOS-based output stage protection system 300 , in accordance with an embodiment of the present invention.
- Output stage protection system 300 interfaces relatively low supply voltage NMOS devices in IC logic core 201 with relatively high supply voltages in an output stage 301 , and protects NMOS devices in output stage 301 during normal IC operations, as described in conjunction with FIG. 2 above.
- Output stage protection system 300 differs from output stage protection system 200 , shown in FIG. 2 , in that the gates of second pair of cascode devices M 5 216 and M 6 218 in FIG. 3 are coupled to output pads A 220 and B 222 through series diodes.
- the series diodes are configured to protect NMOS devices in output stage 301 during IC power up/power down.
- the gates of second pair of cascode devices M 5 216 and M 6 218 in FIG. 3 are coupled to output pads A 220 and B 222 through a resistor and series diodes.
- the resistor and series diodes are configured to protect NMOS devices in output stage 301 during IC power up/power down, as well as during ESD events on output nodes A 220 and B 222 .
- output stage 301 includes a first set of diodes 302 coupled between output node A 220 and a resistor R 0 306 , and a second set of diodes 304 coupled between output node B 222 and resistor R 0 306 .
- Resistor R 0 306 is coupled between first and second sets of diodes 302 and 304 and the gates of second pair of cascode devices M 5 216 and M 6 218 .
- each set of diodes 302 and 304 includes a pair of diodes, for a total of four diodes. The number of diodes coupled in series between output nodes A 220 and B 222 can, however, be greater or fewer than four.
- First and second sets of diodes 302 and 304 protect NMOS devices M 1 204 -M 6 218 during IC power up/power down, and in conjunction with resistor R 0 306 , also protect NMOS devices M 1 204 -M 6 218 during ESD events on output nodes A 220 and B 222 .
- the drain-gate voltage difference of a 2.5 V NMOS device should not exceed the device voltage rating of approximately 2.75 V.
- the voltage on output nodes A 220 and B 222 may, at times, exceed 3.3 V
- the drain-gate voltage difference of second pair of cascode devices M 5 216 and M 6 218 may, at times, exceed 2.75 V.
- first and second pairs of diodes 302 and 304 are forward-biased.
- First and second pairs of diodes 302 and 304 pull up the gate voltage of second pair of cascode devices M 5 216 and M 6 218 so that the drain-gate voltage difference of the devices is below the device voltage rating of approximately 2.75 V.
- the source voltage of second pair of cascode devices M 5 216 and M 6 218 will also be pulled up so that the gate-source voltage difference of the devices is approximately equal to 2.75 V.
- resistor R 0 306 in conjunction with first and second diode pairs 302 and 304 , functions as a low-pass filter and further protects the gates of second pair of cascode devices M 5 216 and M 6 218 .
- output stage 301 has a single-ended configuration.
- a relatively low voltage NMOS device replaces pair of 1.2 V NMOS devices M 1 204 and M 2 206 .
- a first relatively high voltage NMOS device replaces first pair of 2.5 V NMOS cascode devices M 3 210 and M 4 212
- a second relatively high voltage NMOS device replaces second pair of 2.5 V NMOS cascode devices M 5 216 and M 6 218 .
- a set of one or more diodes replaces first and second diode pairs 302 and 304 .
- the set of one or more diodes is coupled between an output node and a gate of the second relatively high voltage NMOS device to protect the NMOS devices in output stage 301 during IC power up/power down.
- the set of one or more diodes is optionally coupled to the gate of the second relatively high voltage NMOS device through a resistor for added ESD protection.
- FIG. 4 illustrates an example NMOS diode implementation for the diodes of first and second diode pairs 302 and 304 , shown in FIG. 3 .
- a diode PN junction is implemented from a P+ area 402 and an N-Well area 404 of a PNP structure 400 .
- a guard ring 408 surrounding PNP structure 400 is coupled to contacts on a P-substrate 406 in order to prevent latch up.
- Alternative diode structures can also be used to implement the diodes of first and second diode pairs 302 and 304 .
- FIG. 5 illustrates an input/output (I/O) pad ESD protection system 500 , in accordance with an embodiment of the present invention, which provides local ESD protection at an I/O pad 502 .
- I/O diode pairs D 0 506 and D 1 508 and D 2 510 and D 3 512 are coupled to a local net Avddlocal 504 and a separate ESD clamp 501 , as opposed to a chip-level ESD protection circuit and power bus.
- local net Avddlocal 504 is coupled to I/O pad 502 in parallel with clamp 501 .
- Clamp 501 includes a resistor 516 coupled between local net Avddlocal 504 and an input of an inverter 518 .
- a capacitor 522 is coupled between the input of inverter 518 and a ground 514 .
- a NMOS device 520 has a gate coupled to an output of inverter 518 , a drain coupled to local net Avddlocal 504 , and a source coupled to ground 514 .
- diode pair D 0 506 and D 1 508 are forward biased, and clamp 501 discharges ESD voltage to ground 514 .
- a resistor Rd 524 ensures that local net Avddlocal 504 is less than approximately 2.75 V during normal operation in order to protect NMOS device 520 in clamp 501 .
- I/O pad ESD protection system 500 can be implemented in conjunction with NMOS-based output stage protection system 300 , shown in FIG. 3 .
- FIG. 6 illustrates a circuit diagram of an output stage protection system 600 , in accordance with an embodiment of the present invention.
- Output stage protection system 600 protects NMOS devices in output stage 301 during normal IC operations, IC power up/power down, and ESD events on output nodes A 220 and B 222 , as described in conjunction with FIGS. 2-3 above.
- Output stage protection system 600 also provides local ESD protection at first and second I/O pads 502 and 602 .
- Output stage 301 interfaces 1.2 V IC logic core 201 with an external 3.3 V supply voltage 601 .
- a first I/O pad local ESD protection circuit 604 is coupled to first I/O pad 502
- a second I/O pad local ESD protection circuit 606 is coupled to second I/O pad 602 .
- First and second I/O pad local ESD protection circuits 604 and 606 have the configuration of I/O pad ESD protection system 500 , shown in FIG. 5 .
- First and second I/O pad local ESD protection circuits 604 and 606 protect first and second I/O pads 502 and 602 from ESD events without exceeding the device voltage ratings of NMOS devices M 1 204 -M 6 218 in output stage 301 .
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
- This application is a continuation of application Ser. No. 10/751,508, filed Jan. 6, 2004 now U.S. Pat. No. ______ (SKGF: 1875.519000), which is incorporated by reference herein in its entirety.
- 1. Field of the Invention
- The present invention is related to NMOS-based integrated circuit (IC) output stages.
- 2. Related Art
- As CMOS technology advances to the 0.1-0.2 μm range and beyond, supply voltages are scaled down accordingly. When voltage differences among the gate, source, and drain of a NMOS device exceed device ratings, the life of the device is significantly decreased. Therefore, a problem occurs when using NMOS devices in an IC output stage to interface relatively low supply voltage NMOS devices of an IC core circuit with relatively high supply voltage at the output stage.
- In an example, the IC core circuit includes 0.13 μm NMOS devices that require a 1.2 V supply voltage, and the IC output stage requires a 3.3 V supply voltage. A level shifter coupled between the IC core circuit and output stage can be used to bridge the 1.2 V and 3.3 V power domains. But this approach is not advantageous because level shifters consume a significant amount of power, and combining 1.2 V IC core devices with 3.3 V output stage devices significantly increases processing cost.
- What is needed, therefore, is a NMOS-based IC output stage to interface relatively low voltage NMOS devices in an IC core with relatively high voltages at the output stage, and more particularly, a system for protecting the NMOS devices in the IC output stage.
- The present invention is directed to protecting NMOS devices in an IC output stage, which interfaces relatively low voltage NMOS devices in an IC core with relatively high voltages at the output stage. In an embodiment, the output stage protection system protects NMOS devices in the IC output stage during normal IC operations, IC power up/power down, and electrostatic discharge (ESD) events.
- In an embodiment, the IC output stage includes a pair of relatively low voltage (e.g. 1.2 V thin oxide) NMOS devices, each having a gate coupled to an output of the IC core and a source coupled to a current source. The IC output stage further includes a first pair of relatively high voltage (e.g. 2.5 V thick oxide) NMOS devices, each having a source coupled to respective drains of the pair of 1.2 V NMOS devices. A biasing circuit biases the gates of the first pair of 2.5 V NMOS devices so that the voltage on the pair of 1.2 V NMOS devices does not exceed the voltage rating for 1.2 V NMOS devices. A second pair of relatively high voltage (e.g. 2.5 V thick oxide) NMOS devices each have a source coupled to respective drains of the first pair of 2.5 V NMOS devices and a drain coupled to a first output node and a second output node, respectively.
- The IC output stage further includes one or more diodes coupled in series between the first output node and the gates of the second pair of 2.5 V NMOS devices, and one or more diodes coupled in series between the second output node and the gates of the second pair of 2.5 V NMOS devices. The series diodes substantially ensure that the first and second pairs of 2.5 V NMOS devices and the pair of 1.2 V NMOS devices operate within the device ratings during IC power up/power down. In another embodiment, the series diodes are coupled to the gates of the second pair of 2.5 V NMOS devices through a resistor. The series diodes, in conjunction with the resistor, provide added protection during ESD events at the output nodes.
- In an embodiment, an output stage protection system protects NMOS devices in an IC output stage from ESD events at the input/output (I/O) pads. A first I/O pad ESD protection circuit is coupled to a first I/O pad and a second I/O pad ESD protection circuit is coupled to a second I/O pad. The first and second I/O pad ESD protection circuits include a clamp coupled to a local net as opposed to a chip-level supply voltage. The clamp redirects ESD to ground, away from the NMOS devices of the output stage.
- In another embodiment, the IC output stage has a single-ended configuration. A relatively low voltage NMOS device is coupled to an IC core output and to a current source. A first relatively high voltage NMOS device is coupled to a biasing circuit and to the relatively low voltage NMOS device. A second relatively high voltage NMOS device is coupled to an output node and to the first relatively high voltage NMOS device. The single-ended IC output stage further includes one or more diodes coupled between the output node and a gate of the second relatively high voltage NMOS device. The one or more diodes substantially ensure that the first and second relatively high voltage NMOS devices and the relatively low voltage NMOS device operate within the device ratings during IC power up/power down. The one or more diodes are optionally coupled to the gate of the second relatively high voltage NMOS device through a resistor for added protection during ESD events at the output node.
- Further features and advantages of the invention, as well as the structure and operation of various embodiments of the invention, are described in detail below with reference to accompanying drawings. It is noted that the invention is not limited to the specific embodiments described herein. Such embodiments are presented for illustrative purposes only. Additional embodiments will be apparent to persons skilled in the relevant arts based on the teachings contained herein.
- The present invention will be described with reference to the accompanying drawings. The drawing in which an element first appears is typically indicated by the leftmost digit(s) in the corresponding reference number.
-
FIG. 1 illustrates a block diagram of a system for interfacing relatively low voltage devices in an IC core with relatively high voltage at an output stage. -
FIG. 2 illustrates a circuit diagram of an output stage protection system, which protects NMOS devices in an IC output stage during normal IC operations. -
FIG. 3 illustrates a circuit diagram of an output stage protection system, in accordance with an embodiment of the present invention, which protects NMOS devices in an IC output stage during normal IC operations and IC power up/power down. -
FIG. 4 illustrates an example NMOS diode implementation for the output stage protection system shown inFIG. 3 . -
FIG. 5 illustrates an IC input/output (I/O) pad circuit, which provides local electrostatic discharge (ESD) protection, in accordance with an embodiment of the present invention. -
FIG. 6 illustrates a circuit diagram of an output stage protection system, in accordance with an embodiment of the present invention, which protects NMOS devices in an IC output stage during normal IC operations and IC power up/power down, and provides local ESD protection at the I/O pads. - Overview
- The present invention is directed to protecting NMOS devices in an IC output stage, which interfaces relatively low voltage NMOS devices in an IC core with relatively high output voltages at the output stage. In the detailed description that follows, the preferred embodiments of the present invention are presented in detail. While specific features, configurations, and devices are discussed in detail, this description is for illustrative purposes, and persons skilled in the art will recognize that other configurations and devices can be used to achieve the features of the present invention without departing from the scope and spirit thereof.
- Example Output Stage System
-
FIG. 1 illustrates a block diagram of anexample system 100 for interfacing relatively low voltage devices in an IC core with relatively high voltages at an output stage. Insystem 100, alevel shifter 104 bridges a relativelylow voltage core 102 with a relativelyhigh voltage output 106. For exemplary purposes, the relativelylow voltage core 102 is described herein as a 1.2 V core. The relatively high voltage output is described herein as a 3.3 V output. The invention is not, however, limited to these example voltages. Based on the description herein, one skilled in the relevant art(s) will understand that the invention can be implemented with other voltage levels. - Disadvantages of
system 100 arelevel shifter 104 consumes a significant amount of power, and combining 1.2 V devices inIC core 102 with 3.3 V devices inoutput stage 106 significantly increases processing cost or are not available in the technology. - NMOS-based Output Stage Protection System for Normal IC Operations
-
FIG. 2 illustrates a circuit diagram of a NMOS-based outputstage protection system 200, which interfaces relatively low supply voltage NMOS devices in anIC logic core 201 with relatively high supply voltages at anoutput stage 202. Advantageously, NMOS-based outputstage protection system 200 does not require a level shifter, such aslevel shifter 104, shown inFIG. 1 . During normal IC operations, outputstage protection system 200 ofFIG. 2 protects 1.2 V NMOS main output stage devices and 2.5 V NMOS output stage protection devices inoutput stage 202. - In
output stage 202, a pair of 1.2 VNMOS devices M1 204 andM2 206 each have a gate coupled to respective outputs ofIC logic core 201, and a source coupled to acurrent source 208. A first pair of 2.5 V NMOScascode devices M3 210 andM4 212 each have a source coupled to respective drains of 1.2V pair M1 204 andM2 206.First pair M3 210 andM4 212 each have a gate coupled to anexternal biasing circuit 214, which biasesfirst pair M3 210 andM4 212 so that 1.2V pair M1 204 andM2 206 operate in the saturation region.External biasing circuit 214 biases the gates offirst pair M3 210 andM4 212 such that a gate-source voltage difference at the drains of 1.2V pair M1 204 andM2 206 does not exceed approximately 1.2 V. Methods and systems for implementingexternal biasing circuit 214 are well known to one skilled in the relevant art(s). - A second pair of 2.5 V NMOS
cascode devices M5 216 andM6 218 each have a source coupled to respective drains offirst pair M3 210 andM4 212. Gates ofsecond pair M5 216 andM6 218 are coupled together and biased to approximately 2.5 V in order to biasfirst pair M3 210 andM4 212 in the saturation region. 2.5 Vcascode device M5 216 has a drain coupled to anoutput node A 220, and 2.5 Vcascode device M6 218 has a drain coupled to anoutput node B 222. In an embodiment, output nodes A 220 andB 222 are referenced to a 3.3 V external voltage supply through a resistive load. - In an embodiment, output
stage protection system 200 has a single-ended configuration. A relatively low voltage NMOS device replaces pair of 1.2 VNMOS devices M1 204 andM2 206. A first relatively high voltage NMOS device replaces first pair of 2.5 V NMOScascode devices M3 210 andM4 212, and a second relatively high voltage NMOS device replaces second pair of 2.5 V NMOScascode devices M5 216 andM6 218. - Output
stage protection system 200 ensures that during normal IC operations, first and second pairs of cascode devices M3 210-M6 218 and 1.2V pair M1 204 andM2 206 operate in a relatively safe region, within the voltage ratings of the devices. For example, the voltage difference between any two of the three terminals (gate, source, and drain) of a 1.2 V NMOS device should not exceed approximately 1.32 V and the voltage difference between any two terminals of a 2.5 V NMOS device should not exceed approximately 2.75 V. - A problem occurs, however, during IC power up/power down when the NMOS device supply voltages are slowly ramping up or down. For example in
FIG. 2 , when 2.5V supply voltage 224 and 1.2V supply voltage 226 are slowly ramping up or down, and output nodes A 220 andB 222 are referenced to a 3.3 V external supply voltage, gate voltages of first and second pairs of cascode devices M3 210-M6 218 are approximately 0 V. Therefore, during IC power up/power down, the drain-source voltage difference between first and second pairs of cascode devices M3 210-M6 218 is about 3.3 V, which exceeds the 2.75 V voltage rating of the devices. - NMOS-based Output Stage Protection during IC Power Up/Power Down
-
FIG. 3 illustrates a circuit diagram of a NMOS-based outputstage protection system 300, in accordance with an embodiment of the present invention. Outputstage protection system 300 interfaces relatively low supply voltage NMOS devices inIC logic core 201 with relatively high supply voltages in anoutput stage 301, and protects NMOS devices inoutput stage 301 during normal IC operations, as described in conjunction withFIG. 2 above. - Output
stage protection system 300 differs from outputstage protection system 200, shown inFIG. 2 , in that the gates of second pair ofcascode devices M5 216 andM6 218 inFIG. 3 are coupled to output pads A 220 andB 222 through series diodes. The series diodes are configured to protect NMOS devices inoutput stage 301 during IC power up/power down. In an embodiment, the gates of second pair ofcascode devices M5 216 andM6 218 inFIG. 3 are coupled to output pads A 220 andB 222 through a resistor and series diodes. The resistor and series diodes are configured to protect NMOS devices inoutput stage 301 during IC power up/power down, as well as during ESD events on output nodes A 220 andB 222. - In
FIG. 3 ,output stage 301 includes a first set ofdiodes 302 coupled betweenoutput node A 220 and aresistor R0 306, and a second set ofdiodes 304 coupled betweenoutput node B 222 andresistor R0 306.Resistor R0 306 is coupled between first and second sets ofdiodes cascode devices M5 216 andM6 218. In the example ofFIG. 3 , each set ofdiodes B 222 can, however, be greater or fewer than four. - First and second sets of
diodes M6 218 during IC power up/power down, and in conjunction withresistor R0 306, also protect NMOS devices M1 204-M6 218 during ESD events on output nodes A 220 andB 222. For example, the drain-gate voltage difference of a 2.5 V NMOS device should not exceed the device voltage rating of approximately 2.75 V. During IC power up/power down and during ESD events, the voltage on output nodes A 220 andB 222 may, at times, exceed 3.3 V, and the drain-gate voltage difference of second pair ofcascode devices M5 216 andM6 218 may, at times, exceed 2.75 V. - In the example of
FIG. 3 , when the voltage on output nodes A 220 andB 222 exceeds 3.3 V, first and second pairs ofdiodes diodes cascode devices M5 216 andM6 218 so that the drain-gate voltage difference of the devices is below the device voltage rating of approximately 2.75 V. The source voltage of second pair ofcascode devices M5 216 andM6 218 will also be pulled up so that the gate-source voltage difference of the devices is approximately equal to 2.75 V. During an ESD event on output nodes A 220 andB 222,resistor R0 306, in conjunction with first and second diode pairs 302 and 304, functions as a low-pass filter and further protects the gates of second pair ofcascode devices M5 216 andM6 218. - In another embodiment,
output stage 301 has a single-ended configuration. A relatively low voltage NMOS device replaces pair of 1.2 VNMOS devices M1 204 andM2 206. A first relatively high voltage NMOS device replaces first pair of 2.5 V NMOScascode devices M3 210 andM4 212, and a second relatively high voltage NMOS device replaces second pair of 2.5 V NMOScascode devices M5 216 andM6 218. A set of one or more diodes replaces first and second diode pairs 302 and 304. The set of one or more diodes is coupled between an output node and a gate of the second relatively high voltage NMOS device to protect the NMOS devices inoutput stage 301 during IC power up/power down. The set of one or more diodes is optionally coupled to the gate of the second relatively high voltage NMOS device through a resistor for added ESD protection. -
FIG. 4 illustrates an example NMOS diode implementation for the diodes of first and second diode pairs 302 and 304, shown inFIG. 3 . In the example ofFIG. 4 , a diode PN junction is implemented from aP+ area 402 and an N-Well area 404 of aPNP structure 400. Aguard ring 408 surroundingPNP structure 400 is coupled to contacts on a P-substrate 406 in order to prevent latch up. Alternative diode structures can also be used to implement the diodes of first and second diode pairs 302 and 304. - I/O Pad Local ESD Protection System
-
FIG. 5 illustrates an input/output (I/O) padESD protection system 500, in accordance with an embodiment of the present invention, which provides local ESD protection at an I/O pad 502. I/O diode pairsD0 506 andD1 508 andD2 510 andD3 512 are coupled to alocal net Avddlocal 504 and aseparate ESD clamp 501, as opposed to a chip-level ESD protection circuit and power bus. - In
FIG. 5 ,local net Avddlocal 504 is coupled to I/O pad 502 in parallel withclamp 501.Clamp 501 includes aresistor 516 coupled between localnet Avddlocal 504 and an input of aninverter 518. Acapacitor 522 is coupled between the input ofinverter 518 and aground 514. ANMOS device 520 has a gate coupled to an output ofinverter 518, a drain coupled tolocal net Avddlocal 504, and a source coupled toground 514. When an ESD event occurs on I/O pad 502,diode pair D0 506 andD1 508 are forward biased, and clamp 501 discharges ESD voltage toground 514. Aresistor Rd 524 ensures thatlocal net Avddlocal 504 is less than approximately 2.75 V during normal operation in order to protectNMOS device 520 inclamp 501. - I/O pad
ESD protection system 500 can be implemented in conjunction with NMOS-based outputstage protection system 300, shown inFIG. 3 . For example,FIG. 6 illustrates a circuit diagram of an outputstage protection system 600, in accordance with an embodiment of the present invention. Outputstage protection system 600 protects NMOS devices inoutput stage 301 during normal IC operations, IC power up/power down, and ESD events on output nodes A 220 andB 222, as described in conjunction withFIGS. 2-3 above. - Output
stage protection system 600 also provides local ESD protection at first and second I/O pads Output stage 301 interfaces 1.2 VIC logic core 201 with an external 3.3V supply voltage 601. A first I/O pad localESD protection circuit 604 is coupled to first I/O pad 502, and a second I/O pad localESD protection circuit 606 is coupled to second I/O pad 602. First and second I/O pad localESD protection circuits ESD protection system 500, shown inFIG. 5 . First and second I/O pad localESD protection circuits O pads M6 218 inoutput stage 301. - Conclusion
- The present invention has been described above with the aid of functional building blocks illustrating the performance of specified functions and relationships thereof. The boundaries of these functional building blocks have been arbitrarily defined herein for the convenience of the description. Alternate boundaries can be defined so long as the specified functions and relationships thereof are appropriately performed. Any such alternate boundaries are thus within the scope and spirit of the claimed invention. One skilled in the art will recognize that these functional building blocks can be implemented by discrete components, application specific ICs, processors executing appropriate software and the like or any combination thereof.
- While various embodiments of the present invention have been described above, it should be understood that they have been presented by way of example only, and not limitation. Thus, the breadth and scope of the present invention should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.
Claims (23)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/808,227 US20070242404A1 (en) | 2004-01-06 | 2007-06-07 | Circuit output stage protection system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/751,508 US7233471B2 (en) | 2004-01-06 | 2004-01-06 | Circuit output stage protection system |
US11/808,227 US20070242404A1 (en) | 2004-01-06 | 2007-06-07 | Circuit output stage protection system |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/751,508 Continuation US7233471B2 (en) | 2004-01-06 | 2004-01-06 | Circuit output stage protection system |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070242404A1 true US20070242404A1 (en) | 2007-10-18 |
Family
ID=34711440
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/751,508 Expired - Fee Related US7233471B2 (en) | 2004-01-06 | 2004-01-06 | Circuit output stage protection system |
US11/808,227 Abandoned US20070242404A1 (en) | 2004-01-06 | 2007-06-07 | Circuit output stage protection system |
US11/808,226 Abandoned US20070236847A1 (en) | 2004-01-06 | 2007-06-07 | Electrostatic (ESD) protection circuit for an integrated circuit |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/751,508 Expired - Fee Related US7233471B2 (en) | 2004-01-06 | 2004-01-06 | Circuit output stage protection system |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/808,226 Abandoned US20070236847A1 (en) | 2004-01-06 | 2007-06-07 | Electrostatic (ESD) protection circuit for an integrated circuit |
Country Status (1)
Country | Link |
---|---|
US (3) | US7233471B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070236847A1 (en) * | 2004-01-06 | 2007-10-11 | Broadcom Corporation | Electrostatic (ESD) protection circuit for an integrated circuit |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8130481B2 (en) * | 2007-08-08 | 2012-03-06 | Texas Instruments Incorporated | Electrostatic discharge trigger circuits for self-protecting cascode stages |
US20090219076A1 (en) * | 2008-02-28 | 2009-09-03 | Wenwei Wang | Apparatus, system, and method for grounding integrated circuit outputs |
US8520347B2 (en) | 2011-07-29 | 2013-08-27 | Silicon Laboratories Inc. | Circuit for ESD protection including dynamically terminated diode strings comprised of bipolar devices |
US8630072B2 (en) | 2011-07-29 | 2014-01-14 | Silicon Laboratories Inc. | Circuits including a diode string comprised of bipolar stages having an adjustable pseudo beta for ESD protection |
US8836406B2 (en) * | 2012-09-06 | 2014-09-16 | Freescale Semiconductor, Inc. | Voltage level shifter |
EP3944317A1 (en) * | 2020-07-21 | 2022-01-26 | Nexperia B.V. | An electrostatic discharge protection semiconductor structure and a method of manufacture |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4392084A (en) * | 1981-03-13 | 1983-07-05 | The United States Of America As Represented By The Secretary Of The Army | Sustainer circuit for plasma display panels |
US4806999A (en) * | 1985-09-30 | 1989-02-21 | American Telephone And Telegraph Company, At&T Bell Laboratories | Area efficient input protection |
US5420527A (en) * | 1994-04-06 | 1995-05-30 | Itt Corporation | Temperature and supply insensitive TTL or CMOS to 0/-5 V translator |
US5539334A (en) * | 1992-12-16 | 1996-07-23 | Texas Instruments Incorporated | Method and apparatus for high voltage level shifting |
US5821799A (en) * | 1996-10-25 | 1998-10-13 | Cypress Semiconductor Corporation | Low voltage level shifting circuit and low voltage sense amplifier |
US5969542A (en) * | 1997-05-21 | 1999-10-19 | Advanced Micro Devices, Inc. | High speed gate oxide protected level shifter |
US5978192A (en) * | 1997-11-05 | 1999-11-02 | Harris Corporation | Schmitt trigger-configured ESD protection circuit |
US6094067A (en) * | 1997-04-08 | 2000-07-25 | Mitsubishi Denki Kabushiki Kaisha | Output buffer circuit |
US6236244B1 (en) * | 1997-10-31 | 2001-05-22 | Stmicroelectronics S.R.L. | High voltage level shifter for driving an output stage |
US6384685B1 (en) * | 2001-06-28 | 2002-05-07 | Sunplus Technology Co., Ltd. | Complementary metal oxide semiconductor class AB amplifier |
US6614283B1 (en) * | 2002-04-19 | 2003-09-02 | Lsi Logic Corporation | Voltage level shifter |
US20040061521A1 (en) * | 2002-09-30 | 2004-04-01 | Hiroshi Watanabe | Level shifting circuit |
US6803801B2 (en) * | 2002-11-07 | 2004-10-12 | Lsi Logic Corporation | CMOS level shifters using native devices |
US6891433B2 (en) * | 2003-07-11 | 2005-05-10 | Linear Technologies Corporation | Low voltage high gain amplifier circuits |
US20070236847A1 (en) * | 2004-01-06 | 2007-10-11 | Broadcom Corporation | Electrostatic (ESD) protection circuit for an integrated circuit |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5508649A (en) * | 1994-07-21 | 1996-04-16 | National Semiconductor Corporation | Voltage level triggered ESD protection circuit |
US5751507A (en) * | 1995-08-15 | 1998-05-12 | Cypress Semiconductor Corporation | KSD protection apparatus having floating EDS bus and semiconductor structure |
US5946177A (en) * | 1998-08-17 | 1999-08-31 | Motorola, Inc. | Circuit for electrostatic discharge protection |
US6388469B1 (en) * | 1999-08-13 | 2002-05-14 | Cypress Semiconductor Corp. | Multiple power supply output driver |
US7102862B1 (en) * | 2002-10-29 | 2006-09-05 | Integrated Device Technology, Inc. | Electrostatic discharge protection circuit |
US7002371B2 (en) * | 2003-12-29 | 2006-02-21 | Freescale Semiconductor, Inc. | Level shifter |
-
2004
- 2004-01-06 US US10/751,508 patent/US7233471B2/en not_active Expired - Fee Related
-
2007
- 2007-06-07 US US11/808,227 patent/US20070242404A1/en not_active Abandoned
- 2007-06-07 US US11/808,226 patent/US20070236847A1/en not_active Abandoned
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4392084A (en) * | 1981-03-13 | 1983-07-05 | The United States Of America As Represented By The Secretary Of The Army | Sustainer circuit for plasma display panels |
US4806999A (en) * | 1985-09-30 | 1989-02-21 | American Telephone And Telegraph Company, At&T Bell Laboratories | Area efficient input protection |
US5539334A (en) * | 1992-12-16 | 1996-07-23 | Texas Instruments Incorporated | Method and apparatus for high voltage level shifting |
US5420527A (en) * | 1994-04-06 | 1995-05-30 | Itt Corporation | Temperature and supply insensitive TTL or CMOS to 0/-5 V translator |
US5821799A (en) * | 1996-10-25 | 1998-10-13 | Cypress Semiconductor Corporation | Low voltage level shifting circuit and low voltage sense amplifier |
US6094067A (en) * | 1997-04-08 | 2000-07-25 | Mitsubishi Denki Kabushiki Kaisha | Output buffer circuit |
US5969542A (en) * | 1997-05-21 | 1999-10-19 | Advanced Micro Devices, Inc. | High speed gate oxide protected level shifter |
US6236244B1 (en) * | 1997-10-31 | 2001-05-22 | Stmicroelectronics S.R.L. | High voltage level shifter for driving an output stage |
US5978192A (en) * | 1997-11-05 | 1999-11-02 | Harris Corporation | Schmitt trigger-configured ESD protection circuit |
US6384685B1 (en) * | 2001-06-28 | 2002-05-07 | Sunplus Technology Co., Ltd. | Complementary metal oxide semiconductor class AB amplifier |
US6614283B1 (en) * | 2002-04-19 | 2003-09-02 | Lsi Logic Corporation | Voltage level shifter |
US20040061521A1 (en) * | 2002-09-30 | 2004-04-01 | Hiroshi Watanabe | Level shifting circuit |
US6803801B2 (en) * | 2002-11-07 | 2004-10-12 | Lsi Logic Corporation | CMOS level shifters using native devices |
US6891433B2 (en) * | 2003-07-11 | 2005-05-10 | Linear Technologies Corporation | Low voltage high gain amplifier circuits |
US20070236847A1 (en) * | 2004-01-06 | 2007-10-11 | Broadcom Corporation | Electrostatic (ESD) protection circuit for an integrated circuit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070236847A1 (en) * | 2004-01-06 | 2007-10-11 | Broadcom Corporation | Electrostatic (ESD) protection circuit for an integrated circuit |
Also Published As
Publication number | Publication date |
---|---|
US20070236847A1 (en) | 2007-10-11 |
US20050146819A1 (en) | 2005-07-07 |
US7233471B2 (en) | 2007-06-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100223888B1 (en) | Static electricity protection circuit | |
US8110876B2 (en) | System for ESD protection with extra headroom in relatively low supply voltage integrated circuits | |
US20070242404A1 (en) | Circuit output stage protection system | |
US6867461B1 (en) | ESD protection circuit | |
JP3990352B2 (en) | Semiconductor integrated circuit device | |
US6756642B2 (en) | Integrated circuit having improved ESD protection | |
US5218506A (en) | Protection of analog reference and bias voltage inputs | |
CN113206075A (en) | Method for protecting circuit, electrostatic discharge circuit and integrated circuit | |
US5150187A (en) | Input protection circuit for cmos devices | |
US5644460A (en) | Multi-rail electrostatic discharge protection device | |
KR100855265B1 (en) | Electrostatic discharge protection circuit | |
US6337787B2 (en) | Gate-voltage controlled electrostatic discharge protection circuit | |
US6064231A (en) | CMOS input buffer protection circuit | |
US20080094767A1 (en) | Semiconductor device having electrostatic protection circuit | |
US7359169B2 (en) | Circuit for protecting integrated circuits against electrostatic discharges | |
US20120081821A1 (en) | ESD Protection Device for Multi-Voltage System | |
US6407898B1 (en) | Protection means for preventing power-on sequence induced latch-up | |
JP3499619B2 (en) | Interface circuit of semiconductor integrated circuit | |
US7940501B2 (en) | System and method to relieve ESD requirements of NMOS transistors | |
US8284530B1 (en) | Electrostatic discharge (ESD) protection circuit and related apparatus and method | |
KR100593070B1 (en) | Level shift circuit of smart power ic | |
JP3440972B2 (en) | Surge protection circuit | |
JP2871986B2 (en) | Semiconductor integrated circuit | |
JPH0992829A (en) | Semiconductor input circuit | |
JPH07147381A (en) | Static electricity breakdown protection circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 |
|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001 Effective date: 20170119 |