US20070205501A1 - Package warpage control - Google Patents

Package warpage control Download PDF

Info

Publication number
US20070205501A1
US20070205501A1 US11/687,759 US68775907A US2007205501A1 US 20070205501 A1 US20070205501 A1 US 20070205501A1 US 68775907 A US68775907 A US 68775907A US 2007205501 A1 US2007205501 A1 US 2007205501A1
Authority
US
United States
Prior art keywords
package
substrate
lid
die
attaching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/687,759
Inventor
Michael Lee
Mun Leong Loke
Soon Chuan Ong
Hooi Jin Teng
Lisa Lee
Altaf Hasan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to US11/687,759 priority Critical patent/US20070205501A1/en
Publication of US20070205501A1 publication Critical patent/US20070205501A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/055—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads having a passage through the base
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/673—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere using specially adapted carriers or holders; Fixing the workpieces on such carriers or holders
    • H01L21/6735—Closed carriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/8121—Applying energy for connecting using a reflow oven
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19106—Disposition of discrete passive components in a mirrored arrangement on two different side of a common die mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping

Definitions

  • Component die packages such as those used in packaging semiconductor devices, have become larger and more complicated than those previously used. This has led to outgoing package warpage after the package assembly process.
  • Package warp may create many problems for downstream users.
  • PGA pin grid array
  • LGA land grid array
  • BGA ball grid array
  • BGA packages have JEDEC (Joint Electron Device Engineering Council) standards for warpage. With the larger and more complicated packages, these standards may be difficult to achieve.
  • the package warpage is caused by the underfill epoxy cure process, generally performed at high temperatures.
  • Current approaches may add a mechanical reinforcement to the package, increasing costs, or accepting the additional warpage, leading to wasted packages that do not meet the relevant standards. It is also possible to lower the cure temperature, but that largely depends upon the material properties and may compromise the quality and reliability of the components.
  • FIGS. 1 a and 1 b show a convex warpage profile for a package and a side view of a convexly warped package.
  • FIGS. 2 a and 2 b show a concave warpage profile for a package and a side view of a concavely warped package.
  • FIG. 3 shows an example of a component die package.
  • FIG. 4 a shows an example of an integrated heat spreader lid.
  • FIG. 4 b shows an embodiment of a restrainer lid.
  • FIG. 5 shows an embodiment of a processing system for a component die package.
  • FIG. 6 shows a graph of coplanarity results for packages using a restrainer lid during processing.
  • FIG. 7 shows an alternative embodiment of a package having a recessed portion of a substrate.
  • FIGS. 8 a - 8 d show a package having a recessed portion of a substrate undergoing processing.
  • FIG. 9 shows a graph of coplanarity results for packages having a recessed portion of a substrate.
  • the die containing the electronic components may be packaged between a package substrate and a lid.
  • the package may go through multiple processes that involve elevated temperatures. Examples of such processes include chip attach reflow, deflux, epoxy underfill prebake and cure, integrated heat spreader (lid) cure, and ball attach reflow. The exposure to these levels of heat may affect the package by causing it to warp excessively.
  • Excessive warpage may be defined with regard to a relevant metric, such as the JEDEC coplanarity standard.
  • coplanarity is a definition of how much a package is bent based upon assigned measurement points. The measurement points may differ depending upon the connections used between the package and the mounting surface, such as ball grid array or land mounting.
  • the mounting surface is the surface to which the package is being connected, such as a printed circuit board.
  • the current JEDEC standard is that the packages have a coplanarity of less than 8 mils.
  • Some approaches to dealing with excessive warpage include modifying assembly processes through temperature profile optimization to control warpage. Reducing the temperature of the various processes or slowing the cooling rate can help avoid cracks in low-k layers.
  • Some devices are being manufactured with a low-k dielectric layer as the interlayer dielectric (ILD). These layers may be more delicate and crack more easily than previously used layers. Lengthening the cooling or heating processes lengthens the process required to package the devices, lowering the efficiency of the line, as well as possibly increasing defects due to partial cures occurring at the lowered temperatures.
  • ILD interlayer dielectric
  • the coplanarity increase may be in the range of 4-12 mils at the end of the assembly and test process. This may depend upon the combination of different die and package dimensions. Data indicates that the warpage induced in the package after chip, or die, attach is of a convex profile as shown in FIG. 1 a .
  • FIG. 1 b shows a side view of a package substrate 10 and the component die 12 , where the package has become convexly warped.
  • FIG. 2 a shows a concave profile of a warped package after an underfill epoxy cure process at high temperature.
  • FIG. 2 b shows the package substrate 10 and the component die 12 after the underfill epoxy cure, where the package has a concave warpage. It is possible to control the warpage profile at the earlier stages of the process such that the result meets the necessary coplanarity standards.
  • pre-concavity may result from any of the higher temperature process, to offset the induced convexity in later processes.
  • the discussion below uses the process of the underfill epoxy cure, for ease of discussion only.
  • FIG. 3 shows an example of a component die in a package.
  • the component die may be any type of active device that requires packaging for protection and use.
  • the component die may be an electronic component on a semiconductor substrate.
  • the packaging protects the device and allows for use on printed circuit boards or other mounting surfaces through mounting connectors such as ball grid arrays, pin grid arrays, etc.
  • the die 12 is mounted to the packaging substrate 10 through die bumps 14 .
  • the packaging substrate may be several different types of substrates, such as ceramic, metal, semiconductor, etc.
  • Die bumps 14 provide connection between the routing layers of the substrate 10 and the active components on the die. The use of die bumps is just an example of such a connector.
  • the die may be packaged into a package comprised of the package substrate 10 , the lid 22 and a sealant 24 .
  • the lid 22 in this example is an integrated heat spreader.
  • a thermal interface material 18 may reside between the lid 22 and the die 10 to promote heat exchange.
  • the underfill 20 assists in securing the die to the packaging substrate, as well as providing mechanical robustness to the connections.
  • Package connectors, such as solder ball 26 may connect the package to a mounting surface, such as a printed circuit board (PCB). Again, the specific implementations of these various components are only intended as examples and for ease of discussion.
  • PCB printed circuit board
  • the package During the processing of these various parts of the package, the package is exposed to high temperatures, which promotes warpage.
  • the package substrate resides on a carrier that transports the substrate and the various components through the processes. It is possible to modify the carrier and adjust the processes to induce concavity into the package substrate.
  • FIGS. 4 a and 4 b provide a comparison of the dimensions of a typical integrated heat spreader (IHS) lid and a restrainer lid to be used in embodiments of the invention.
  • the heat spreader lid 22 has a narrow base area and the cavity is such that the lid may come into contact with the die, or the thermal interface material between the die and the lid.
  • a restrainer, or restrainer lid, 28 may have a wider base area and a deeper cavity.
  • the wider base area provides more surface area contact between the package substrate 10 and the lid.
  • the width of the base will depend upon the die and the package, but generally as much surface area between the base and the substrate as is possible without contacting any active components on the die 12 is desirable.
  • the deeper cavity prevents undue pressure upon the die during processing.
  • some components use a low-k dielectric layer that may crack more easily than other materials.
  • the cavity may need to be deep enough to avoid contact with the die while fastened into place with the restrainer lid.
  • IHS lids may be used as the restrainer lids, more than likely with the addition of a spring.
  • IHS lid will not be bonded to the surface of the substrate, as typically occurs when the component die is packaged.
  • the IHS lid should be removable after a portion of the process during which its function as a stiffener has ended, such that other processes may be performed, such as thermal interface material dispense and cure.
  • the absence of a sealant and the thermal interface material may provide enough of a gap between the lid and the die to prevent cracking of the die and its various layers.
  • the base may be wide enough to provide sufficient surface area as described above, much depends upon the size of the die and the package.
  • a packaging system is shown in FIG. 5 .
  • a clip 30 is used to attach the package to the carrier 34 .
  • a t-clip is used, but any sort of device that attaches the substrate and restrainer lid to the carrier may be used. All of these types of devices will be referred to here as clips.
  • a spring 32 on the underside of the clip 30 may prevent undue pressure on the restrainer lid that could cause pressure on the die.
  • the spring allows for some adjustability, but is optional as the clip could be configured so as to ensure that there would not be any pressure on the lid that may cause pressure to be put on the die.
  • this clip restrains the package during the high temperature processes that would otherwise cause it to warp convexly. It may have the effect of causing the package to warp concavely.
  • the concavity then may be mitigated by further high temperature processing that would cause a counteractive convex warpage.
  • the restrainer lid and clip may keep the substrate planar without inducing any concavity. This may be enough to overcome subsequent convex warpage and the resulting substrate could be within the relevant specifications for coplanarity.
  • FIG. 6 shows results of using the restrainer lid/clip system during processing. Coplanarity is shown on the y-axis and the various processes the package may undergo are shown on the x-axis.
  • a restrainer process flow was performed, as was a control process flow. Positive values indicate a convex profile and negative values indicate a concave profile.
  • the package is convexly warped after the chip attach process at 40 for the restrainer flow and at 50 for the control flow.
  • the post epoxy cure process resulted in a concave profile for the restrainer flow at 42 .
  • the convexity increased for the control flow at 52 .
  • the restrainer leg has a coplanarity range of approximately 4 to 9 mils convex.
  • the control flow has a coplanarity range of 6 to 11 mils convex at 54 .
  • more of the packages in the restrainer process flow will meet the JEDEC coplanarity standards of coplanarity of less than 8 mils.
  • FIG. 7 An example of such a modification is shown in FIG. 7 , which may be best understood as compared to FIG. 3 .
  • the substrate 10 has been modified to include a cavity or groove 60 on a first surface 62 .
  • the groove or cavity could be provided in several ways. For example, as the substrate is being built up, a portion of the outer layer may not be formed, such as by copper plating, etc. The formation of the groove is outside the scope of this disclosure.
  • the component die 12 is packaged such that the component die resides in the cavity.
  • the die bumps or other connectors are provided as before, but are now located in the cavity.
  • the underfill 20 and the die bumps 14 may also be used as before, but now used to fill the cavity 60 , at least partially.
  • the thermal interface material 18 lies between the component die 12 and the stiffener or lid 66 .
  • Sealant 24 lies between the portions of the substrate away from the cavity and the stiffener or lid 66 .
  • the lid 66 is no longer a typical IHS lid as was shown in FIG. 3 .
  • the lid is now a flat or mostly flat piece that covers the entire package, separated by sealant and thermal interface material. This provides extra stiffness to the package and helps to mitigate the warpage induced in the further processing.
  • the restrainer lid the more surface area contact possible between a restrainer and the substrate, the less warpage will generally occur.
  • the restrainer is a flat piece that is bonded to the substrate, rather than a temporary piece that is removed after processing.
  • capacitors on the first surface of the substrate are generally referred to as die side capacitors.
  • die side capacitors In this embodiment, with the die in a cavity, it may be desirable to move the die side capacitors to a second surface of the substrate 68 , also referred to here as the underside of the substrate.
  • These capacitors will be referred to as landside capacitors 64 .
  • the capacitors 64 may be connected to the die as needed by connectors, such as 70 , on the underside of the substrate.
  • the component die On the top, or first surface, of the substrate, it may be desirable that the component die be planar with the top surface of the substrate. This would be after mounting and underfill. This allows the thermal interface material and sealant to be dispensed in uniform layers and the flat lid 66 to be bonded uniformly across the surfaces of both the die and the substrate, contributing to the mechanical robustness of the package. It is possible that the die may lie below the plane of the substrate surface 62 , or slight above, and planarity could be attained by management of the thickness of the thermal interface material and/or the sealant. These adjustments are possible during the packaging process. The resulting package is a planar package, meaning one that is mostly flat with low coplanarity as compared to any relevant standards.
  • FIGS. 8 a - 8 d An embodiment of a process flow is shown in FIGS. 8 a - 8 d .
  • the substrate 10 having the cavity 60 with connectors 14 is provided.
  • the die 12 is then attached by the connectors to the substrate. Landside capacitors may also be attached at this point, connecting to die via connectors formed in the substrate.
  • the underfill material 20 is dispensed and cured.
  • the lid 66 is then attached to the first surface of the substrate 10 . This may be accomplished by dispensing a sealant 24 on the substrate. Prior to the lid attach process, thermal interface material 18 may also be dispensed on the die.
  • the resulting package is shown in FIG. 8 d.
  • the addition of the flat stiffener lid may serve two purposes. Initially, it may straighten out any warpage induced by processes occurring prior to the attachment of the stiffener. Secondly, it may provide enough mechanical robustness to the package such that warpage is controlled in subsequent processes.
  • stiffener lid Another consideration in the use of the stiffener lid is the selection of the sealant used to attach it with regard to low coplanarity.
  • an aluminum alloy lid was attached using Sumi G3 Epoxy and Dow 3-6265 sealant. Characterizations of the two sealant/lid combinations are shown in FIG. 9 .
  • FIG. 9 the far left side of the figure shows a side-by-side comparison of the two sealants.
  • the coplanarity after the underfill epoxy cure for the Dow sealant is shown at 80 , and after the ball reflow at 82 .
  • Most of the data points have coplanarity in the range of 6-9 mils.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

A method of packaging includes placing a restrainer on a package during processing. The method includes clipping the restrainer in place and then exposing the package to high temperatures. After processing the restrainer is removed. An alternative process attaches a component die to a substrate having a cavity in a first surface. The process may then include dispensing and curing an underfill material in the cavity, and attaching a lid to the first surface of the substrate.

Description

  • This application is a division of, and claims priority to, U.S. Ser. No. 10/856,371 filed May 27, 2004.
    • BACKGROUND
  • Component die packages, such as those used in packaging semiconductor devices, have become larger and more complicated than those previously used. This has led to outgoing package warpage after the package assembly process. Package warp may create many problems for downstream users. For example, pin grid array (PGA) packages, warpage contributed to poor pin tip true position that may lead to pin rework. For land grid array (LGA) packages, the warpage may lead to high resistance or open contacts between the package and the socket. For ball grid array (BGA) packages, excessive warpage may lead to surface mount problems. In addition, BGA packages have JEDEC (Joint Electron Device Engineering Council) standards for warpage. With the larger and more complicated packages, these standards may be difficult to achieve.
  • In addition, current 90 nanometer (nm) wafer technologies may use low-k dielectric layers, such as porous cured dielectrics, in their build up layers. This requires that the package impose almost no stress on the die, as die stress can lead to cracks and bumps. These defects create multiple reliability issues for packages, including open failures, short failures, reliability stress failures and may result in component dysfunction failures.
  • In most cases, the package warpage is caused by the underfill epoxy cure process, generally performed at high temperatures. Current approaches may add a mechanical reinforcement to the package, increasing costs, or accepting the additional warpage, leading to wasted packages that do not meet the relevant standards. It is also possible to lower the cure temperature, but that largely depends upon the material properties and may compromise the quality and reliability of the components.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention may be best understood by reading the disclosure with reference to the drawings, wherein:
  • FIGS. 1 a and 1 b show a convex warpage profile for a package and a side view of a convexly warped package.
  • FIGS. 2 a and 2 b show a concave warpage profile for a package and a side view of a concavely warped package.
  • FIG. 3 shows an example of a component die package.
  • FIG. 4 a shows an example of an integrated heat spreader lid.
  • FIG. 4 b shows an embodiment of a restrainer lid.
  • FIG. 5 shows an embodiment of a processing system for a component die package.
  • FIG. 6 shows a graph of coplanarity results for packages using a restrainer lid during processing.
  • FIG. 7 shows an alternative embodiment of a package having a recessed portion of a substrate.
  • FIGS. 8 a-8 d show a package having a recessed portion of a substrate undergoing processing.
  • FIG. 9 shows a graph of coplanarity results for packages having a recessed portion of a substrate.
    • DETAILED DESCRIPTION OF THE EMBODIMENTS
  • During the assembly of electronic component packages, the die containing the electronic components may be packaged between a package substrate and a lid. The package may go through multiple processes that involve elevated temperatures. Examples of such processes include chip attach reflow, deflux, epoxy underfill prebake and cure, integrated heat spreader (lid) cure, and ball attach reflow. The exposure to these levels of heat may affect the package by causing it to warp excessively.
  • Excessive warpage may be defined with regard to a relevant metric, such as the JEDEC coplanarity standard. Generally, coplanarity is a definition of how much a package is bent based upon assigned measurement points. The measurement points may differ depending upon the connections used between the package and the mounting surface, such as ball grid array or land mounting. The mounting surface is the surface to which the package is being connected, such as a printed circuit board. The current JEDEC standard is that the packages have a coplanarity of less than 8 mils.
  • Some approaches to dealing with excessive warpage include modifying assembly processes through temperature profile optimization to control warpage. Reducing the temperature of the various processes or slowing the cooling rate can help avoid cracks in low-k layers. Some devices are being manufactured with a low-k dielectric layer as the interlayer dielectric (ILD). These layers may be more delicate and crack more easily than previously used layers. Lengthening the cooling or heating processes lengthens the process required to package the devices, lowering the efficiency of the line, as well as possibly increasing defects due to partial cures occurring at the lowered temperatures.
  • Other approaches include adapting mechanical reinforcements to assist in holding the substrate planar, such as some current implementations of integrated heat spreader lids. Some manufacturers may just accept the loss caused by die cracks, high coplanarity, and highly tilted lids due to coplanarity. Others may just accept their inability to meet JEDEC standards for packaging, or may try to change the standards for an entire industry. Others may include high numbers of pin reworks in their processing specifications, but this increases costs.
  • In some cases, the coplanarity increase may be in the range of 4-12 mils at the end of the assembly and test process. This may depend upon the combination of different die and package dimensions. Data indicates that the warpage induced in the package after chip, or die, attach is of a convex profile as shown in FIG. 1 a. FIG. 1 b shows a side view of a package substrate 10 and the component die 12, where the package has become convexly warped.
  • It is possible to pre-concavely warp the package during some of the high temperature processes such that the end result is a package having very little coplanarity. For example, FIG. 2 a shows a concave profile of a warped package after an underfill epoxy cure process at high temperature. FIG. 2 b shows the package substrate 10 and the component die 12 after the underfill epoxy cure, where the package has a concave warpage. It is possible to control the warpage profile at the earlier stages of the process such that the result meets the necessary coplanarity standards.
  • It is possible that the pre-concavity may result from any of the higher temperature process, to offset the induced convexity in later processes. The discussion below uses the process of the underfill epoxy cure, for ease of discussion only.
  • FIG. 3 shows an example of a component die in a package. The component die may be any type of active device that requires packaging for protection and use. For example, the component die may be an electronic component on a semiconductor substrate. The packaging protects the device and allows for use on printed circuit boards or other mounting surfaces through mounting connectors such as ball grid arrays, pin grid arrays, etc.
  • The die 12 is mounted to the packaging substrate 10 through die bumps 14. The packaging substrate may be several different types of substrates, such as ceramic, metal, semiconductor, etc. Die bumps 14 provide connection between the routing layers of the substrate 10 and the active components on the die. The use of die bumps is just an example of such a connector. The die may be packaged into a package comprised of the package substrate 10, the lid 22 and a sealant 24. The lid 22 in this example is an integrated heat spreader. A thermal interface material 18 may reside between the lid 22 and the die 10 to promote heat exchange. The underfill 20 assists in securing the die to the packaging substrate, as well as providing mechanical robustness to the connections. Package connectors, such as solder ball 26, may connect the package to a mounting surface, such as a printed circuit board (PCB). Again, the specific implementations of these various components are only intended as examples and for ease of discussion.
  • During the processing of these various parts of the package, the package is exposed to high temperatures, which promotes warpage. During most of these processes, the package substrate resides on a carrier that transports the substrate and the various components through the processes. It is possible to modify the carrier and adjust the processes to induce concavity into the package substrate.
  • FIGS. 4 a and 4 b provide a comparison of the dimensions of a typical integrated heat spreader (IHS) lid and a restrainer lid to be used in embodiments of the invention. The heat spreader lid 22 has a narrow base area and the cavity is such that the lid may come into contact with the die, or the thermal interface material between the die and the lid. A restrainer, or restrainer lid, 28 may have a wider base area and a deeper cavity.
  • The wider base area provides more surface area contact between the package substrate 10 and the lid. The width of the base will depend upon the die and the package, but generally as much surface area between the base and the substrate as is possible without contacting any active components on the die 12 is desirable.
  • The deeper cavity prevents undue pressure upon the die during processing. As discussed above, some components use a low-k dielectric layer that may crack more easily than other materials. The cavity may need to be deep enough to avoid contact with the die while fastened into place with the restrainer lid.
  • It is possible that current IHS lids may be used as the restrainer lids, more than likely with the addition of a spring. A possible difference is that IHS lid will not be bonded to the surface of the substrate, as typically occurs when the component die is packaged. The IHS lid should be removable after a portion of the process during which its function as a stiffener has ended, such that other processes may be performed, such as thermal interface material dispense and cure. The absence of a sealant and the thermal interface material may provide enough of a gap between the lid and the die to prevent cracking of the die and its various layers. The base may be wide enough to provide sufficient surface area as described above, much depends upon the size of the die and the package.
  • A packaging system is shown in FIG. 5. A clip 30 is used to attach the package to the carrier 34. In this example, a t-clip is used, but any sort of device that attaches the substrate and restrainer lid to the carrier may be used. All of these types of devices will be referred to here as clips.
  • A spring 32 on the underside of the clip 30 may prevent undue pressure on the restrainer lid that could cause pressure on the die. The spring allows for some adjustability, but is optional as the clip could be configured so as to ensure that there would not be any pressure on the lid that may cause pressure to be put on the die.
  • The attachment of this clip to the carrier and the substrate restrains the package during the high temperature processes that would otherwise cause it to warp convexly. It may have the effect of causing the package to warp concavely. The concavity then may be mitigated by further high temperature processing that would cause a counteractive convex warpage. However, it is possible that the restrainer lid and clip may keep the substrate planar without inducing any concavity. This may be enough to overcome subsequent convex warpage and the resulting substrate could be within the relevant specifications for coplanarity.
  • FIG. 6 shows results of using the restrainer lid/clip system during processing. Coplanarity is shown on the y-axis and the various processes the package may undergo are shown on the x-axis. For experimental purposes, a restrainer process flow was performed, as was a control process flow. Positive values indicate a convex profile and negative values indicate a concave profile.
  • Moving from left to right, it can be seen that the package is convexly warped after the chip attach process at 40 for the restrainer flow and at 50 for the control flow. The post epoxy cure process resulted in a concave profile for the restrainer flow at 42. The convexity increased for the control flow at 52. After the ball attach reflow at 44, the restrainer leg has a coplanarity range of approximately 4 to 9 mils convex. The control flow has a coplanarity range of 6 to 11 mils convex at 54. As a result of the restrainer lid, more of the packages in the restrainer process flow will meet the JEDEC coplanarity standards of coplanarity of less than 8 mils.
  • In addition to modifying the process flow to include the packaging apparatus discussed above, it is possible to modify the packaging substrate and lid configuration to decrease coplanarity. An example of such a modification is shown in FIG. 7, which may be best understood as compared to FIG. 3.
  • In FIG. 7, the substrate 10 has been modified to include a cavity or groove 60 on a first surface 62. The groove or cavity could be provided in several ways. For example, as the substrate is being built up, a portion of the outer layer may not be formed, such as by copper plating, etc. The formation of the groove is outside the scope of this disclosure.
  • The component die 12 is packaged such that the component die resides in the cavity. The die bumps or other connectors are provided as before, but are now located in the cavity. The underfill 20 and the die bumps 14 may also be used as before, but now used to fill the cavity 60, at least partially. The thermal interface material 18 lies between the component die 12 and the stiffener or lid 66. Sealant 24 lies between the portions of the substrate away from the cavity and the stiffener or lid 66.
  • The lid 66 is no longer a typical IHS lid as was shown in FIG. 3. The lid is now a flat or mostly flat piece that covers the entire package, separated by sealant and thermal interface material. This provides extra stiffness to the package and helps to mitigate the warpage induced in the further processing. As was discussed with regard to the restrainer lid, the more surface area contact possible between a restrainer and the substrate, the less warpage will generally occur. In this embodiment, the restrainer is a flat piece that is bonded to the substrate, rather than a temporary piece that is removed after processing.
  • While not shown in FIG. 3, there may be capacitors on the first surface of the substrate. These are generally referred to as die side capacitors. In this embodiment, with the die in a cavity, it may be desirable to move the die side capacitors to a second surface of the substrate 68, also referred to here as the underside of the substrate. These capacitors will be referred to as landside capacitors 64. The capacitors 64 may be connected to the die as needed by connectors, such as 70, on the underside of the substrate.
  • On the top, or first surface, of the substrate, it may be desirable that the component die be planar with the top surface of the substrate. This would be after mounting and underfill. This allows the thermal interface material and sealant to be dispensed in uniform layers and the flat lid 66 to be bonded uniformly across the surfaces of both the die and the substrate, contributing to the mechanical robustness of the package. It is possible that the die may lie below the plane of the substrate surface 62, or slight above, and planarity could be attained by management of the thickness of the thermal interface material and/or the sealant. These adjustments are possible during the packaging process. The resulting package is a planar package, meaning one that is mostly flat with low coplanarity as compared to any relevant standards.
  • An embodiment of a process flow is shown in FIGS. 8 a-8 d. In 8 a, the substrate 10 having the cavity 60 with connectors 14 is provided. The die 12 is then attached by the connectors to the substrate. Landside capacitors may also be attached at this point, connecting to die via connectors formed in the substrate. In 8 b, the underfill material 20 is dispensed and cured. In 8 c, the lid 66 is then attached to the first surface of the substrate 10. This may be accomplished by dispensing a sealant 24 on the substrate. Prior to the lid attach process, thermal interface material 18 may also be dispensed on the die. The resulting package is shown in FIG. 8 d.
  • The addition of the flat stiffener lid may serve two purposes. Initially, it may straighten out any warpage induced by processes occurring prior to the attachment of the stiffener. Secondly, it may provide enough mechanical robustness to the package such that warpage is controlled in subsequent processes.
  • Another consideration in the use of the stiffener lid is the selection of the sealant used to attach it with regard to low coplanarity. In experiments conducted using the stiffener lid, an aluminum alloy lid was attached using Sumi G3 Epoxy and Dow 3-6265 sealant. Characterizations of the two sealant/lid combinations are shown in FIG. 9.
  • In FIG. 9, the far left side of the figure shows a side-by-side comparison of the two sealants. The coplanarity after the underfill epoxy cure for the Dow sealant is shown at 80, and after the ball reflow at 82. Most of the data points have coplanarity in the range of 6-9 mils.
  • On the right side of this graph, the coplanarity results for the Sumi G3 Epoxy is shown. The coplanarity after the underfill epoxy cure is shown at 84, and after the lid attach and ball reflow at 86. As can be seen here, the coplanarity is very much reduced when compared two the Dow sealant, having a range of 5-6 mils, all of which are compliant with the JEDEC specification. Expanded views of the coplanarity results at the post epoxy underfill point for each sealant are shown in the upper and lower portions of the far right of the figure.
  • In general, regardless of the sealant used, it can be seen that the use of the stiffener lid results in most of the packages being JEDEC compliant with regard to coplanarity. Similarly, the use of the restrainer lid during processing resulted in a majority of the packages being JEDEC compliant. In this manner, the warpage of the package is controlled and the efficiency and yield of the packaging lines are increased.
  • Thus, although there has been described to this point a particular embodiment for a method and apparatus for warpage control in packaging, it is not intended that such specific references be considered as limitations upon the scope of this invention except in-so-far as set forth in the following claims.

Claims (10)

1. A method of packaging, comprising:
attaching a component die to a substrate having a cavity in a first surface; and
attaching a lid to the first surface of the substrate.
2. The method of claim 1, the method comprising dispensing and curing an underfill material in the cavity.
3. The method of claim 1, the method comprising dispensing a thermal interface material on the component die.
4. The method of claim 1, the method comprising dispensing a sealant on the package substrate prior to attaching the lid.
5. The method of claim 1, the method comprising attaching capacitors to a second surface of the substrate.
6. The method of claim 1, the method comprising attaching connectors to a second surface of the substrate.
7. The method of claim 1, attaching the component die further comprising attaching a semiconductor device.
8. The method of claim 1, attaching the component die further comprising attaching the component die using die bumps.
9. The method of claim 1, attaching a lid further comprising sealing a mechanical stiffener to the substrate.
10. The method of claim 2, dispensing and curing the underfill material further comprising dispensing and curing an underfill epoxy material.
US11/687,759 2004-05-27 2007-03-19 Package warpage control Abandoned US20070205501A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/687,759 US20070205501A1 (en) 2004-05-27 2007-03-19 Package warpage control

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/856,371 US7208342B2 (en) 2004-05-27 2004-05-27 Package warpage control
US11/687,759 US20070205501A1 (en) 2004-05-27 2007-03-19 Package warpage control

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/856,371 Division US7208342B2 (en) 2004-05-27 2004-05-27 Package warpage control

Publications (1)

Publication Number Publication Date
US20070205501A1 true US20070205501A1 (en) 2007-09-06

Family

ID=35425879

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/856,371 Expired - Fee Related US7208342B2 (en) 2004-05-27 2004-05-27 Package warpage control
US11/687,154 Abandoned US20070155059A1 (en) 2004-05-27 2007-03-16 Package warpage control
US11/687,759 Abandoned US20070205501A1 (en) 2004-05-27 2007-03-19 Package warpage control

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US10/856,371 Expired - Fee Related US7208342B2 (en) 2004-05-27 2004-05-27 Package warpage control
US11/687,154 Abandoned US20070155059A1 (en) 2004-05-27 2007-03-16 Package warpage control

Country Status (1)

Country Link
US (3) US7208342B2 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080237830A1 (en) * 2007-03-28 2008-10-02 Oki Electric Industry Co., Ltd. Semiconductor device
US20120061853A1 (en) * 2010-09-09 2012-03-15 Su Michael Z Semiconductor chip device with underfill
US9947560B1 (en) * 2016-11-22 2018-04-17 Xilinx, Inc. Integrated circuit package, and methods and tools for fabricating the same
US10529693B2 (en) 2017-11-29 2020-01-07 Advanced Micro Devices, Inc. 3D stacked dies with disparate interconnect footprints
US10727204B2 (en) 2018-05-29 2020-07-28 Advances Micro Devices, Inc. Die stacking for multi-tier 3D integration
US10937755B2 (en) 2018-06-29 2021-03-02 Advanced Micro Devices, Inc. Bond pads for low temperature hybrid bonding

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080054455A1 (en) * 2006-08-29 2008-03-06 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor ball grid array package
US20080157345A1 (en) * 2006-12-29 2008-07-03 Daoqiang Lu Curved heat spreader design for electronic assemblies
US8952511B2 (en) * 2007-12-18 2015-02-10 Intel Corporation Integrated circuit package having bottom-side stiffener
US8217514B2 (en) * 2008-04-07 2012-07-10 Stats Chippac Ltd. Integrated circuit packaging system with warpage control system and method of manufacture thereof
US8916419B2 (en) * 2012-03-29 2014-12-23 Taiwan Semiconductor Manufacturing Company, Ltd. Lid attach process and apparatus for fabrication of semiconductor packages
US8618648B1 (en) 2012-07-12 2013-12-31 Xilinx, Inc. Methods for flip chip stacking
US9508563B2 (en) * 2012-07-12 2016-11-29 Xilinx, Inc. Methods for flip chip stacking
US9293428B2 (en) * 2012-12-06 2016-03-22 Intel Corporation Low profile heat spreader and methods
US10541211B2 (en) 2017-04-13 2020-01-21 International Business Machines Corporation Control warpage in a semiconductor chip package
DE112017008277T5 (en) * 2017-12-13 2020-08-20 Mitsubishi Electric Corporation SEMICONDUCTOR DEVICE AND POWER CONVERSION DEVICE
US10833438B1 (en) 2019-05-01 2020-11-10 Hewlett Packard Enterprise Development Lp Apparatus for surface mount connectors
CN111916370B (en) * 2020-05-29 2023-09-05 佛山市顺德区蚬华多媒体制品有限公司 Die bonder and semiconductor device packaging method thereof

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5889323A (en) * 1996-08-19 1999-03-30 Nec Corporation Semiconductor package and method of manufacturing the same
US6108212A (en) * 1998-06-05 2000-08-22 Motorola, Inc. Surface-mount device package having an integral passive component
US6163456A (en) * 1998-01-30 2000-12-19 Taiyo Yuden, Co., Ltd. Hybrid module and methods for manufacturing and mounting thereof
US6413353B2 (en) * 1997-08-22 2002-07-02 International Business Machines Corporation Method for direct attachment of a chip to a cooling member
US6873529B2 (en) * 2002-02-26 2005-03-29 Kyocera Corporation High frequency module
US7038316B2 (en) * 2004-03-25 2006-05-02 Intel Corporation Bumpless die and heat spreader lid module bonded to bumped die carrier
US7061102B2 (en) * 2001-06-11 2006-06-13 Xilinx, Inc. High performance flipchip package that incorporates heat removal with minimal thermal mismatch

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5990552A (en) * 1997-02-07 1999-11-23 Intel Corporation Apparatus for attaching a heat sink to the back side of a flip chip package
US6369600B2 (en) * 1998-07-06 2002-04-09 Micron Technology, Inc. Test carrier for testing semiconductor components including interconnect with support members for preventing component flexure
JP2002353398A (en) * 2001-05-25 2002-12-06 Nec Kyushu Ltd Semiconductor device
US7087988B2 (en) * 2002-07-30 2006-08-08 Kabushiki Kaisha Toshiba Semiconductor packaging apparatus
US6872589B2 (en) * 2003-02-06 2005-03-29 Kulicke & Soffa Investments, Inc. High density chip level package for the packaging of integrated circuits and method to manufacture same
US6784535B1 (en) * 2003-07-31 2004-08-31 Texas Instruments Incorporated Composite lid for land grid array (LGA) flip-chip package assembly

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5889323A (en) * 1996-08-19 1999-03-30 Nec Corporation Semiconductor package and method of manufacturing the same
US6413353B2 (en) * 1997-08-22 2002-07-02 International Business Machines Corporation Method for direct attachment of a chip to a cooling member
US6163456A (en) * 1998-01-30 2000-12-19 Taiyo Yuden, Co., Ltd. Hybrid module and methods for manufacturing and mounting thereof
US6108212A (en) * 1998-06-05 2000-08-22 Motorola, Inc. Surface-mount device package having an integral passive component
US7061102B2 (en) * 2001-06-11 2006-06-13 Xilinx, Inc. High performance flipchip package that incorporates heat removal with minimal thermal mismatch
US6873529B2 (en) * 2002-02-26 2005-03-29 Kyocera Corporation High frequency module
US7038316B2 (en) * 2004-03-25 2006-05-02 Intel Corporation Bumpless die and heat spreader lid module bonded to bumped die carrier

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080237830A1 (en) * 2007-03-28 2008-10-02 Oki Electric Industry Co., Ltd. Semiconductor device
US7939931B2 (en) * 2007-03-28 2011-05-10 Oki Semiconductor Co., Ltd. Semiconductor device
US20110183468A1 (en) * 2007-03-28 2011-07-28 Yoshihiko Ino Semiconductor device
US8207020B2 (en) 2007-03-28 2012-06-26 Lapis Semiconductor Co., Ltd. Semiconductor device
US20120061853A1 (en) * 2010-09-09 2012-03-15 Su Michael Z Semiconductor chip device with underfill
US8691626B2 (en) * 2010-09-09 2014-04-08 Advanced Micro Devices, Inc. Semiconductor chip device with underfill
US9947560B1 (en) * 2016-11-22 2018-04-17 Xilinx, Inc. Integrated circuit package, and methods and tools for fabricating the same
US10529693B2 (en) 2017-11-29 2020-01-07 Advanced Micro Devices, Inc. 3D stacked dies with disparate interconnect footprints
US10727204B2 (en) 2018-05-29 2020-07-28 Advances Micro Devices, Inc. Die stacking for multi-tier 3D integration
US10930621B2 (en) 2018-05-29 2021-02-23 Advanced Micro Devices, Inc. Die stacking for multi-tier 3D integration
US10937755B2 (en) 2018-06-29 2021-03-02 Advanced Micro Devices, Inc. Bond pads for low temperature hybrid bonding
US11810891B2 (en) 2018-06-29 2023-11-07 Advanced Micro Devices, Inc. Bond pads for low temperature hybrid bonding

Also Published As

Publication number Publication date
US20050266607A1 (en) 2005-12-01
US20070155059A1 (en) 2007-07-05
US7208342B2 (en) 2007-04-24

Similar Documents

Publication Publication Date Title
US20070205501A1 (en) Package warpage control
US6084781A (en) Assembly aid for mounting packaged integrated circuit devices to printed circuit boards
US7851906B2 (en) Flexible circuit electronic package with standoffs
US8034660B2 (en) PoP precursor with interposer for top package bond pad pitch compensation
US7190585B2 (en) Thermal heat spreaders designed for lower cost manufacturability, lower mass and increased thermal performance
US6133064A (en) Flip chip ball grid array package with laminated substrate
US20050250252A1 (en) Low warpage flip chip package solution-channel heat spreader
US7495346B2 (en) Semiconductor package
US20140138823A1 (en) Variable-size solder bump structures for integrated circuit packaging
US9120169B2 (en) Method for device packaging
US7432601B2 (en) Semiconductor package and fabrication process thereof
US9153460B2 (en) Heatsink attachment module
US20060157865A1 (en) Circuit board and manufacturing method therefor and semiconductor package and manufacturing method therefor
US20090102048A1 (en) Electronic device and manufacturing method thereof
CN104600038B (en) Semiconductor device
US20050077080A1 (en) Ball grid array (BGA) package having corner or edge tab supports
KR100294602B1 (en) Electronic ball grid array module with solder pads of different sizes
JP2008210842A (en) Mounting method of electronic component with bump
US20160005710A1 (en) Methods of attaching electronic components
TWI841502B (en) Anti-warpage reinforced carrier
US20240090130A1 (en) Leadframe mounting with lead insertion for lead wall bonding
KR100666990B1 (en) Ball grid array package and method for fabricating the same
JP2001015557A (en) Semiconductor device and manufacture thereof
JP2011187682A (en) Semiconductor device manufacturing method, mounting method and manufacturing apparatus
KR100673938B1 (en) Semiconductor package and the fabrication method thereof

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION