US20070099416A1 - Shrinking Contact Apertures Through LPD Oxide - Google Patents
Shrinking Contact Apertures Through LPD Oxide Download PDFInfo
- Publication number
- US20070099416A1 US20070099416A1 US11/163,786 US16378605A US2007099416A1 US 20070099416 A1 US20070099416 A1 US 20070099416A1 US 16378605 A US16378605 A US 16378605A US 2007099416 A1 US2007099416 A1 US 2007099416A1
- Authority
- US
- United States
- Prior art keywords
- aperture
- layer
- seed layer
- hardmask
- reduced
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0338—Process specially adapted to improve the resolution of the mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
Definitions
- the field of the invention is that of fabricating integrated circuits, in particular forming apertures of sub-lithographic dimensions through a dielectric.
- lithographic engineers have resorted to various methods to reduce the size of apertures passing through interlevel dielectrics such as growing a polymer on the vertical surface of a resist hole (Relacs); a reflow of resist; a negative etch bias in transferring the contact hole to the substrate; and deposition of a sidewall spacer on the inside of the contact hole.
- the negative etch bias often introduced a slope in the profile of the aperture, resulting in poor control of the aperture size.
- the spacer approach introduced an additional etch step.
- the invention relates to a method of reducing the size of a contact aperture being etched into a dielectric.
- a feature of the invention is the etching of an oversized hole using current lithography through a hardmask containing oxide bonds.
- Another feature of the invention is the selective liquid phase deposition (LPD) of oxide on an exposed interior aperture surface containing Si—OH bonds.
- LPD liquid phase deposition
- Yet another feature of the invention is etching an aperture through the underlying dielectric using the reduced diameter hole as a mask.
- FIG. 1 shows a stack of films for use with the invention.
- FIG. 2 shows the result of etching an oversized hole through a sacrificial oxide.
- FIG. 3 shows the result of selective growing oxide on the exposed oxide surface.
- FIG. 4 shows the result of using the reduced-size hole as an etch mask.
- FIG. 5 shows a partially pictorial, partially schematic view of an integrated circuit using the invention.
- FIG. 1 illustrates a portion of an integrated circuit being fabricated showing a substrate 10 that will contain underlying layers, e.g. source/drain areas of planar transistors, other lower interconnect structures, the bulk silicon, etc, not shown in this figure.
- underlying layers e.g. source/drain areas of planar transistors, other lower interconnect structures, the bulk silicon, etc, not shown in this figure.
- Dielectric 20 is illustratively an interlayer dielectric such as silicon dioxide, a fluorinated silicon dioxide, a silicon oxycarbide material (such as black diamondTM from Applied Materials), an organic material such as SiLKTM or polyimide.
- the thickness of this material is typically in the range of 500-1000 nm, with preferred values of 600-800 nm.
- This material will be referred to as the pattern layer, since the result of the process is the formation of a pattern of apertures in this layer.
- a hard mask 30 such as nitride (Si3N4) or polysilicon will be patterned with a hole that is larger than the desired final size and, after processing according to the invention, serve as the mask to etch an aperture through dielectric 20 .
- the initial hole will be formed by conventional lithographic techniques. If the desired final size is so much smaller than the smallest conventional aperture, the initial hole may be formed by a sublithographic technique such as sidewall image transfer.
- a layer 40 containing Si—OH bonds (or having a fraction of oxide, SiO2) has been deposited over the hardmask layer 30 .
- This layer 40 will serve as a seed layer for the selective deposition of silicon oxide from an aqueous solution.
- This oxide-containing material can be a conventional layer of CVD oxide such as TEOS, or a spin-on glass material, or a silsesquioxane material.
- Layer 40 could also be a siloxane resist material that is photo sensitive and may be directly imaged with a contact hole pattern.
- Layer 40 could also be an anti-reflective layer ordinarily used for a photoresist layer, e.g. HOSP, available from Honeywell.
- HOSP photoresist layer
- the seed layer 40 can range in thickness from 20-200 nm, with a range of 20-50 nm preferred for an oxide or antireflective layer and 100-200 preferred for a resist layer.
- resist layer 50 is spun-on over seed layer 40 , exposed and developed to form the structure in FIG. 1 , having aperture 52 with dimension 55 .
- Dimension 55 may be sublithographic using a standard technique or it may be formed by a conventional lithographic process.
- a directional oxide etch (illustratively with CHF3/O2 mixtures at 10-100 mtorr, with the wafer biased to create an ion-driven etch process at the wafer surface), stopping on nitride 30 , is used to remove the oxide-containing seed layer 40 at the bottom of the aperture 52 to produce the result shown in FIG. 2 .
- the wafer With the vertical sides of the oxide-containing seed layer 40 exposed (and the top surface covered by the resist) the wafer is immersed in a saturated hydrofluoro-silicic acid H2SiF6 solution, as described in the US patents listed in the background section of the specification, and a film of oxide is grown on the exposed vertical surface through LPD.
- a saturated hydrofluoro-silicic acid H2SiF6 solution as described in the US patents listed in the background section of the specification, and a film of oxide is grown on the exposed vertical surface through LPD.
- the thickness of the LPD-grown film can range from 5-50 nm or so, for high-density CMOS applications, in which case the width 55 of the contact hole pattern in aperture 52 ′ is reduced by a corresponding 10-100 nm.
- the amount of oxide that is permitted to grow will depend on the desired width reduction and may preferentially be 20-30 nm for many applications.
- FIG. 3 shows the result of the LPD step, in which an oxide film 45 has been formed on the vertical surfaces of seed layer 40 .
- the diameter of the aperture has been reduced to a value 47 , equivalent to the value 55 minus twice the thickness of film 45 .
- a high quality silicon nitride layer is used as the hardmask 30 , then it will not react with the hydrosilicic acid, in the case of LDP, or with Trimethyl aluminum, in the case of the ALD growth of silicon oxide.
- layer 30 is composed of polysilicon, it can be passivated with fluorine by exposing it to HF vapor prior to LDP or ALD oxide growth.
- a siloxane resist over nitride layer 30 , or over polysilicon layer 30 , or over an unreactive organic underlayer such as diamond-like carbon annealed in hydrogen, parylene, or bottom antireflective coating.
- undercoat films may also be treated with hexamethyidisilazane prior to resist apply, as a means of masking any reactive chemical species on their surface.
- the siloxane resist is exposed and developed down to the unreactive organic underlayer, followed by growth of the LPD or ALD oxide film directly onto the siloxane resist.
- an atomic layer deposition process such as that disclosed in US 2004/0043149 (incorporated by reference).
- a vapor of trimethylaluminum reacts with active hydroxyl groups on the surface of silicon oxide or siloxane films to create a surface-bound aluminum catalyst species.
- a vapor of tris(t-butoxy)silanol is introduced to the substrate to grow films of 5-12 nm, depending on reaction time and temperature, at 200-300 C.
- the catalyst treatment can be repeated, followed by exposure to fresh silanol reagent, to grow films of the desired thickness. This process is highly uniform and conformal, due to its nature as a surface-limited reaction.
- FIG. 4 shows the result of stripping resist 50 and etching through hardmask 30 and then through ILD 20 .
- the LPD film 45 serves to define the dimension of the aperture formed in hardmask 30 . After the aperture in hardmask 30 is formed, the hardmask defines the width of aperture 100 . It does not matter, therefore, if the etch process used for ILD 20 attacks the film 45 .
- FIG. 5 illustrates in a partially pictorial, partially schematic view of an integrated circuit, in which substrate 10 represents a bulk or SOI substrate, and a transistor 100 having source/drain 102 has been formed by conventional deposition, lithography and implantation techniques.
- a first level dielectric 20 has apertures formed according to the invention filled with a conductor 104 to form vias, one of which connects to block 400 that represents schematically the remainder of the integrated circuit.
- the preliminary steps of blanket implants, forming the various transistors will be referred to for purposes of the claims as preparing the substrate and the later steps after the sublithographic vias have been formed; i.e. forming the interconnects and the remainder of the back end processing will be referred to as completing the circuit.
- the etching techniques and etch chemistry will depend on the material being etched and the underlying layer below that material.
- the material of layer 40 is oxide
- the material of layer 30 is nitride
- the material of layer 20 is oxide.
- the etch process to form aperture 52 ′ is a conventional oxide etch that stops on nitride 30 .
- the etch process to form aperture 100 is also a conventional oxide etch that is resisted by hardmask 30 .
- the thickness of layers 40 and 50 are set such that resist layer 50 and seed layer 40 are both consumed during the etch process that opens aperture 100 , so that a removal step for these layers is not required. If that is not practical in a particular example, then any remainder of layer 40 will be stripped.
- layer 40 is a siloxane photoresist
- layer 50 will not be used and aperture 52 ′ will be formed directly in layer 40 .
Abstract
Description
- The field of the invention is that of fabricating integrated circuits, in particular forming apertures of sub-lithographic dimensions through a dielectric.
- As dimensions have shrunk, lithographic engineers have resorted to various methods to reduce the size of apertures passing through interlevel dielectrics such as growing a polymer on the vertical surface of a resist hole (Relacs); a reflow of resist; a negative etch bias in transferring the contact hole to the substrate; and deposition of a sidewall spacer on the inside of the contact hole.
- The negative etch bias often introduced a slope in the profile of the aperture, resulting in poor control of the aperture size.
- The spacer approach introduced an additional etch step.
- Various approaches have been shown in patents for depositing layers of oxide from the liquid phase, such as U.S. Pat. No. 6,251,753, U.S. Pat. No. 6,653,245, and U.S. Pat. No. 5,776,829 incorporated by reference.
- The invention relates to a method of reducing the size of a contact aperture being etched into a dielectric.
- A feature of the invention is the etching of an oversized hole using current lithography through a hardmask containing oxide bonds.
- Another feature of the invention is the selective liquid phase deposition (LPD) of oxide on an exposed interior aperture surface containing Si—OH bonds.
- Yet another feature of the invention is etching an aperture through the underlying dielectric using the reduced diameter hole as a mask.
-
FIG. 1 shows a stack of films for use with the invention. -
FIG. 2 shows the result of etching an oversized hole through a sacrificial oxide. -
FIG. 3 shows the result of selective growing oxide on the exposed oxide surface. -
FIG. 4 shows the result of using the reduced-size hole as an etch mask. -
FIG. 5 shows a partially pictorial, partially schematic view of an integrated circuit using the invention. -
FIG. 1 illustrates a portion of an integrated circuit being fabricated showing asubstrate 10 that will contain underlying layers, e.g. source/drain areas of planar transistors, other lower interconnect structures, the bulk silicon, etc, not shown in this figure. - Dielectric 20 is illustratively an interlayer dielectric such as silicon dioxide, a fluorinated silicon dioxide, a silicon oxycarbide material (such as black diamond™ from Applied Materials), an organic material such as SiLK™ or polyimide. The thickness of this material is typically in the range of 500-1000 nm, with preferred values of 600-800 nm. This material will be referred to as the pattern layer, since the result of the process is the formation of a pattern of apertures in this layer.
- A
hard mask 30 such as nitride (Si3N4) or polysilicon will be patterned with a hole that is larger than the desired final size and, after processing according to the invention, serve as the mask to etch an aperture through dielectric 20. Preferably, the initial hole will be formed by conventional lithographic techniques. If the desired final size is so much smaller than the smallest conventional aperture, the initial hole may be formed by a sublithographic technique such as sidewall image transfer. - A
layer 40 containing Si—OH bonds (or having a fraction of oxide, SiO2) has been deposited over thehardmask layer 30. Thislayer 40 will serve as a seed layer for the selective deposition of silicon oxide from an aqueous solution. This oxide-containing material can be a conventional layer of CVD oxide such as TEOS, or a spin-on glass material, or a silsesquioxane material. -
Layer 40 could also be a siloxane resist material that is photo sensitive and may be directly imaged with a contact hole pattern. -
Layer 40 could also be an anti-reflective layer ordinarily used for a photoresist layer, e.g. HOSP, available from Honeywell. - The
seed layer 40 can range in thickness from 20-200 nm, with a range of 20-50 nm preferred for an oxide or antireflective layer and 100-200 preferred for a resist layer. - Typically,
resist layer 50 is spun-on overseed layer 40, exposed and developed to form the structure inFIG. 1 , havingaperture 52 with dimension 55. Dimension 55 may be sublithographic using a standard technique or it may be formed by a conventional lithographic process. - A directional oxide etch (illustratively with CHF3/O2 mixtures at 10-100 mtorr, with the wafer biased to create an ion-driven etch process at the wafer surface), stopping on
nitride 30, is used to remove the oxide-containingseed layer 40 at the bottom of theaperture 52 to produce the result shown inFIG. 2 . - With the vertical sides of the oxide-containing
seed layer 40 exposed (and the top surface covered by the resist) the wafer is immersed in a saturated hydrofluoro-silicic acid H2SiF6 solution, as described in the US patents listed in the background section of the specification, and a film of oxide is grown on the exposed vertical surface through LPD. - The thickness of the LPD-grown film can range from 5-50 nm or so, for high-density CMOS applications, in which case the width 55 of the contact hole pattern in
aperture 52′ is reduced by a corresponding 10-100 nm. - The amount of oxide that is permitted to grow will depend on the desired width reduction and may preferentially be 20-30 nm for many applications.
-
FIG. 3 shows the result of the LPD step, in which anoxide film 45 has been formed on the vertical surfaces ofseed layer 40. The diameter of the aperture has been reduced to avalue 47, equivalent to the value 55 minus twice the thickness offilm 45. - Several options are available to achieve a selective oxide deposition process. If a high quality silicon nitride layer is used as the
hardmask 30, then it will not react with the hydrosilicic acid, in the case of LDP, or with Trimethyl aluminum, in the case of the ALD growth of silicon oxide. Alternatively, iflayer 30 is composed of polysilicon, it can be passivated with fluorine by exposing it to HF vapor prior to LDP or ALD oxide growth. In another option, one can use a siloxane resist overnitride layer 30, or overpolysilicon layer 30, or over an unreactive organic underlayer such as diamond-like carbon annealed in hydrogen, parylene, or bottom antireflective coating. These undercoat films may also be treated with hexamethyidisilazane prior to resist apply, as a means of masking any reactive chemical species on their surface. The siloxane resist is exposed and developed down to the unreactive organic underlayer, followed by growth of the LPD or ALD oxide film directly onto the siloxane resist. - In an alternative to the growth of the oxide film by LPD, one might also use an atomic layer deposition process, such as that disclosed in US 2004/0043149 (incorporated by reference). In this process, a vapor of trimethylaluminum reacts with active hydroxyl groups on the surface of silicon oxide or siloxane films to create a surface-bound aluminum catalyst species. Then, a vapor of tris(t-butoxy)silanol is introduced to the substrate to grow films of 5-12 nm, depending on reaction time and temperature, at 200-300 C. The catalyst treatment can be repeated, followed by exposure to fresh silanol reagent, to grow films of the desired thickness. This process is highly uniform and conformal, due to its nature as a surface-limited reaction.
-
FIG. 4 shows the result of stripping resist 50 and etching throughhardmask 30 and then through ILD 20. The LPDfilm 45 serves to define the dimension of the aperture formed inhardmask 30. After the aperture inhardmask 30 is formed, the hardmask defines the width ofaperture 100. It does not matter, therefore, if the etch process used for ILD 20 attacks thefilm 45. -
FIG. 5 illustrates in a partially pictorial, partially schematic view of an integrated circuit, in whichsubstrate 10 represents a bulk or SOI substrate, and atransistor 100 having source/drain 102 has been formed by conventional deposition, lithography and implantation techniques. A first level dielectric 20 has apertures formed according to the invention filled with aconductor 104 to form vias, one of which connects toblock 400 that represents schematically the remainder of the integrated circuit. The preliminary steps of blanket implants, forming the various transistors will be referred to for purposes of the claims as preparing the substrate and the later steps after the sublithographic vias have been formed; i.e. forming the interconnects and the remainder of the back end processing will be referred to as completing the circuit. - The etching techniques and etch chemistry will depend on the material being etched and the underlying layer below that material. In an illustrative example, the material of
layer 40 is oxide, the material oflayer 30 is nitride, and the material oflayer 20 is oxide. The etch process to formaperture 52′ is a conventional oxide etch that stops onnitride 30. The etch process to formaperture 100 is also a conventional oxide etch that is resisted byhardmask 30. - Advantageously, the thickness of
layers layer 50 andseed layer 40 are both consumed during the etch process that opensaperture 100, so that a removal step for these layers is not required. If that is not practical in a particular example, then any remainder oflayer 40 will be stripped. - In a particular example in which
layer 40 is a siloxane photoresist,layer 50 will not be used andaperture 52′ will be formed directly inlayer 40. - While the invention has been described in terms of a single preferred embodiment, those skilled in the art will recognize that the invention can be practiced in various versions within the spirit and scope of the following claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/163,786 US7393779B2 (en) | 2005-10-31 | 2005-10-31 | Shrinking contact apertures through LPD oxide |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/163,786 US7393779B2 (en) | 2005-10-31 | 2005-10-31 | Shrinking contact apertures through LPD oxide |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070099416A1 true US20070099416A1 (en) | 2007-05-03 |
US7393779B2 US7393779B2 (en) | 2008-07-01 |
Family
ID=37996973
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/163,786 Expired - Fee Related US7393779B2 (en) | 2005-10-31 | 2005-10-31 | Shrinking contact apertures through LPD oxide |
Country Status (1)
Country | Link |
---|---|
US (1) | US7393779B2 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101847597A (en) * | 2009-03-27 | 2010-09-29 | 台湾积体电路制造股份有限公司 | Integrated circuit structure |
US8232198B2 (en) | 2010-08-05 | 2012-07-31 | International Business Machines Corporation | Self-aligned permanent on-chip interconnect structure formed by pitch splitting |
US8822137B2 (en) | 2011-08-03 | 2014-09-02 | International Business Machines Corporation | Self-aligned fine pitch permanent on-chip interconnect structures and method of fabrication |
US8890318B2 (en) | 2011-04-15 | 2014-11-18 | International Business Machines Corporation | Middle of line structures |
US8900988B2 (en) | 2011-04-15 | 2014-12-02 | International Business Machines Corporation | Method for forming self-aligned airgap interconnect structures |
US9054160B2 (en) | 2011-04-15 | 2015-06-09 | International Business Machines Corporation | Interconnect structure and method for fabricating on-chip interconnect structures by image reversal |
US9236298B2 (en) | 2011-09-08 | 2016-01-12 | Globalfoundries Inc. | Methods for fabrication interconnect structures with functional components and electrical conductive contact structures on a same level |
US9299847B2 (en) | 2012-05-10 | 2016-03-29 | Globalfoundries Inc. | Printed transistor and fabrication method |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8329578B2 (en) | 2009-03-27 | 2012-12-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Via structure and via etching process of forming the same |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4468420A (en) * | 1983-07-14 | 1984-08-28 | Nippon Sheet Glass Co., Ltd. | Method for making a silicon dioxide coating |
US4693916A (en) * | 1985-07-19 | 1987-09-15 | Nippon Sheet Glass Co., Ltd. | Method of depositing a silicon dioxide film |
US4770901A (en) * | 1985-08-05 | 1988-09-13 | Nippon Sheet Glass Co., Ltd. | Process for formation of tin oxide film |
US4882183A (en) * | 1987-08-27 | 1989-11-21 | Nippon Sheet Glass Co., Ltd. | Method for production of oxide film |
US5073408A (en) * | 1985-06-06 | 1991-12-17 | Nippin Sheet Glass Co., Ltd. | Method of depositing a silicon dioxide film |
US5114760A (en) * | 1989-04-01 | 1992-05-19 | Nippon Sheet Glass Co., Ltd. | Method for manufacturing layer-built material with silicon dioxide film containing organic colorant and the layer-built material manufactured thereby |
US5614270A (en) * | 1996-02-09 | 1997-03-25 | National Science Council | Method of improving electrical characteristics of a liquid phase deposited silicon dioxide film by plasma treatment |
US5648128A (en) * | 1996-06-06 | 1997-07-15 | National Science Council | Method for enhancing the growth rate of a silicon dioxide layer grown by liquid phase deposition |
US5661051A (en) * | 1996-10-09 | 1997-08-26 | National Science Council | Method for fabricating a polysilicon transistor having a buried-gate structure |
US5756397A (en) * | 1993-12-28 | 1998-05-26 | Lg Semicon Co., Ltd. | Method of fabricating a wiring in a semiconductor device |
US5776829A (en) * | 1994-11-22 | 1998-07-07 | Nec Corporation | Method for forming multilevel interconnections in a semiconductor device |
US6251753B1 (en) * | 1999-11-23 | 2001-06-26 | Ching-Fa Yeh | Method of sidewall capping for degradation-free damascene trenches of low dielectric constant dielectric by selective liquid-phase deposition |
US6294832B1 (en) * | 2000-04-10 | 2001-09-25 | National Science Council | Semiconductor device having structure of copper interconnect/barrier dielectric liner/low-k dielectric trench and its fabrication method |
US6410423B1 (en) * | 1999-10-27 | 2002-06-25 | Fujitsu Limited | Semiconductor device and manufacturing method thereof |
US6653245B2 (en) * | 2001-05-16 | 2003-11-25 | Industrial Technology Research Institute | Method for liquid phase deposition |
US20040043149A1 (en) * | 2000-09-28 | 2004-03-04 | Gordon Roy G. | Vapor deposition of metal oxides, silicates and phosphates, and silicon dioxide |
-
2005
- 2005-10-31 US US11/163,786 patent/US7393779B2/en not_active Expired - Fee Related
Patent Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4468420A (en) * | 1983-07-14 | 1984-08-28 | Nippon Sheet Glass Co., Ltd. | Method for making a silicon dioxide coating |
US5073408A (en) * | 1985-06-06 | 1991-12-17 | Nippin Sheet Glass Co., Ltd. | Method of depositing a silicon dioxide film |
US5132140A (en) * | 1985-06-06 | 1992-07-21 | Nippon Sheet Glass Co., Ltd. | Process for depositing silicon dioxide films |
US4693916A (en) * | 1985-07-19 | 1987-09-15 | Nippon Sheet Glass Co., Ltd. | Method of depositing a silicon dioxide film |
US4770901A (en) * | 1985-08-05 | 1988-09-13 | Nippon Sheet Glass Co., Ltd. | Process for formation of tin oxide film |
US4882183A (en) * | 1987-08-27 | 1989-11-21 | Nippon Sheet Glass Co., Ltd. | Method for production of oxide film |
US5114760A (en) * | 1989-04-01 | 1992-05-19 | Nippon Sheet Glass Co., Ltd. | Method for manufacturing layer-built material with silicon dioxide film containing organic colorant and the layer-built material manufactured thereby |
US5756397A (en) * | 1993-12-28 | 1998-05-26 | Lg Semicon Co., Ltd. | Method of fabricating a wiring in a semiconductor device |
US5776829A (en) * | 1994-11-22 | 1998-07-07 | Nec Corporation | Method for forming multilevel interconnections in a semiconductor device |
US5614270A (en) * | 1996-02-09 | 1997-03-25 | National Science Council | Method of improving electrical characteristics of a liquid phase deposited silicon dioxide film by plasma treatment |
US5648128A (en) * | 1996-06-06 | 1997-07-15 | National Science Council | Method for enhancing the growth rate of a silicon dioxide layer grown by liquid phase deposition |
US5661051A (en) * | 1996-10-09 | 1997-08-26 | National Science Council | Method for fabricating a polysilicon transistor having a buried-gate structure |
US6410423B1 (en) * | 1999-10-27 | 2002-06-25 | Fujitsu Limited | Semiconductor device and manufacturing method thereof |
US6251753B1 (en) * | 1999-11-23 | 2001-06-26 | Ching-Fa Yeh | Method of sidewall capping for degradation-free damascene trenches of low dielectric constant dielectric by selective liquid-phase deposition |
US6294832B1 (en) * | 2000-04-10 | 2001-09-25 | National Science Council | Semiconductor device having structure of copper interconnect/barrier dielectric liner/low-k dielectric trench and its fabrication method |
US20040043149A1 (en) * | 2000-09-28 | 2004-03-04 | Gordon Roy G. | Vapor deposition of metal oxides, silicates and phosphates, and silicon dioxide |
US6653245B2 (en) * | 2001-05-16 | 2003-11-25 | Industrial Technology Research Institute | Method for liquid phase deposition |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101847597A (en) * | 2009-03-27 | 2010-09-29 | 台湾积体电路制造股份有限公司 | Integrated circuit structure |
US8232198B2 (en) | 2010-08-05 | 2012-07-31 | International Business Machines Corporation | Self-aligned permanent on-chip interconnect structure formed by pitch splitting |
US8795556B2 (en) | 2010-08-05 | 2014-08-05 | International Business Machines Corporation | Self-aligned permanent on-chip interconnect structure formed by pitch splitting |
US9245791B2 (en) | 2011-04-15 | 2016-01-26 | Globalfoundries Inc. | Method for fabricating a contact |
US8890318B2 (en) | 2011-04-15 | 2014-11-18 | International Business Machines Corporation | Middle of line structures |
US8900988B2 (en) | 2011-04-15 | 2014-12-02 | International Business Machines Corporation | Method for forming self-aligned airgap interconnect structures |
US9054160B2 (en) | 2011-04-15 | 2015-06-09 | International Business Machines Corporation | Interconnect structure and method for fabricating on-chip interconnect structures by image reversal |
US9343354B2 (en) | 2011-04-15 | 2016-05-17 | Globalfoundries Inc. | Middle of line structures and methods for fabrication |
US9490202B2 (en) | 2011-04-15 | 2016-11-08 | GlobalFoundries, Inc. | Self-aligned airgap interconnect structures |
US9209126B2 (en) | 2011-08-03 | 2015-12-08 | Globalfoundries Inc. | Self-aligned fine pitch permanent on-chip interconnect structures and method of fabrication |
US8822137B2 (en) | 2011-08-03 | 2014-09-02 | International Business Machines Corporation | Self-aligned fine pitch permanent on-chip interconnect structures and method of fabrication |
US9236298B2 (en) | 2011-09-08 | 2016-01-12 | Globalfoundries Inc. | Methods for fabrication interconnect structures with functional components and electrical conductive contact structures on a same level |
US9299847B2 (en) | 2012-05-10 | 2016-03-29 | Globalfoundries Inc. | Printed transistor and fabrication method |
Also Published As
Publication number | Publication date |
---|---|
US7393779B2 (en) | 2008-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7393779B2 (en) | Shrinking contact apertures through LPD oxide | |
US6734107B2 (en) | Pitch reduction in semiconductor fabrication | |
US7795148B2 (en) | Method for removing damaged dielectric material | |
US6846750B1 (en) | High precision pattern forming method of manufacturing a semiconductor device | |
US7354847B2 (en) | Method of trimming technology | |
US7521378B2 (en) | Low temperature process for polysilazane oxidation/densification | |
US6720132B2 (en) | Bi-layer photoresist dry development and reactive ion etch method | |
US7723237B2 (en) | Method for selective removal of damaged multi-stack bilayer films | |
US7067235B2 (en) | Bi-layer photoresist dry development and reactive ion etch method | |
WO2006073871A1 (en) | Line edge roughness reduction compatible with trimming | |
US7067435B2 (en) | Method for etch-stop layer etching during damascene dielectric etching with low polymerization | |
JP4677407B2 (en) | Method for manufacturing semiconductor device having organic antireflection film (ARC) | |
US6849531B1 (en) | Phosphoric acid free process for polysilicon gate definition | |
US5283208A (en) | Method of making a submicrometer local structure using an organic mandrel | |
US7288483B1 (en) | Method and system for patterning a dielectric film | |
US8089153B2 (en) | Method for eliminating loading effect using a via plug | |
US7008832B1 (en) | Damascene process for a T-shaped gate electrode | |
TW202109618A (en) | Patterning method for semiconductor devices | |
US6858542B2 (en) | Semiconductor fabrication method for making small features | |
US7253113B2 (en) | Methods for using a silylation technique to reduce cell pitch in semiconductor devices | |
US11087973B2 (en) | Method of selective deposition for BEOL dielectric etch | |
US20060105568A1 (en) | Plasma treatment for surface of semiconductor device | |
JPH06302598A (en) | Fabrication of semiconductor device | |
JP2001176788A (en) | Pattern-forming method and semiconductor device | |
TWI829013B (en) | Method of forming semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FURUKAWA, TOSHIHARU;HAKEY, MARK C.;HOLMES, STEVEN J.;AND OTHERS;REEL/FRAME:016706/0734;SIGNING DATES FROM 20051014 TO 20051018 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: GOOGLE INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:026894/0001 Effective date: 20110817 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20160701 |
|
AS | Assignment |
Owner name: GOOGLE LLC, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:GOOGLE INC.;REEL/FRAME:044142/0357 Effective date: 20170929 |