US20070014154A1 - Flat-cell read-only memory - Google Patents

Flat-cell read-only memory Download PDF

Info

Publication number
US20070014154A1
US20070014154A1 US11/179,570 US17957005A US2007014154A1 US 20070014154 A1 US20070014154 A1 US 20070014154A1 US 17957005 A US17957005 A US 17957005A US 2007014154 A1 US2007014154 A1 US 2007014154A1
Authority
US
United States
Prior art keywords
memory
lines
rom
flat
virtual ground
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/179,570
Other versions
US7154765B1 (en
Inventor
Hsu-Shun Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Elan Microelectronics Corp
Original Assignee
Elan Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Elan Microelectronics Corp filed Critical Elan Microelectronics Corp
Assigned to ELAN MICROELECTRONICS CORPORATION reassignment ELAN MICROELECTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, HSU-SHUN
Application granted granted Critical
Publication of US7154765B1 publication Critical patent/US7154765B1/en
Publication of US20070014154A1 publication Critical patent/US20070014154A1/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0491—Virtual ground arrays
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B20/00—Read-only memory [ROM] devices

Definitions

  • the present invention is related generally to a read-only memory (ROM) and more particularly to a flat-cell ROM.
  • ROM read-only memory
  • FIG. 1 shows a circuit diagram of a conventional flat-cell ROM 100 and for simplification, only a memory bank of the ROM 100 is shown in FIG. 1 .
  • each memory bank comprises a memory array 102 , a plurality of bit lines BL and virtual ground lines VG capable of being connected to the memory array 102 , and select lines SL 0 and SL 1 to select the bit lines BL and virtual ground lines VG to be connected to the memory array 102
  • the memory array 102 includes a plurality of transistors 104 serving as the memory cells, with the gates of the transistors 104 on a same row connected to one of word lines WL 0 ⁇ WLN, such that data in each of the memory cells 104 may be read out by selecting the bit lines BL, virtual ground lines VG, and word lines WL 0 ⁇ WLN.
  • FIG. 2 shows a layout of the memory circuit shown in FIG. 1 , with two memory banks Bank 1 and Bank 2 of the ROM 100 for illustration.
  • a bit line BL or a virtual ground line VG is connected to a corresponding bit signal line 108 or a virtual ground line 110 through a respective contact 106 .
  • each memory bank of a conventional flat-cell ROM 100 is provided with two rows of the contacts 106 at the upper and lower sides of the memory bank, and each row of the contacts 106 occupies a chip area. Therefore, the flat-cell ROM 100 may have smaller ROM area, if the number of rows of the contacts 106 is reduced.
  • One object of the present invention is to provide a smaller area flat-cell ROM.
  • Another object of the present invention is to provide a flat-cell ROM using a common row of contacts shared by two memory banks.
  • each of the memory banks comprises a memory array, a plurality of bit lines, a plurality of virtual ground lines, three select lines, and a common row of contacts shared with an adjacent memory bank.
  • each of the bit lines is capable of being connected to the memory array through a first and a second switches
  • each of the virtual ground lines is capable of being connected to the memory array through a third and a fourth switches
  • the common row of contacts are used for connecting the bit lines and virtual ground lines to bit signal lines and virtual ground lines, respectively
  • the select lines are used for selecting a memory bank, switching the first and second switches, and switching the third and fourth switches, respectively.
  • two adjacent memory banks share a common row of contacts, and thus the number of rows of contacts is reduced, thereby decreasing the ROM area.
  • FIG. 1 shows a circuit diagram of a conventional flat-cell ROM
  • FIG. 2 shows a layout of the memory circuit shown in FIG. 1 ;
  • FIG. 3 shows a circuit diagram of a flat-cell ROM according to the present invention
  • FIG. 4 shows a layout of the memory circuit shown in FIG. 3 ;
  • FIG. 5 shows a practical layout of the memory shown in FIG. 1 ;
  • FIG. 6 shows a practical layout of the memory shown in FIG. 3 .
  • FIG. 3 shows a circuit diagram of a flat-cell ROM 200 according to the present invention, and for simplification, only a memory bank of the ROM 200 is shown in FIG. 3 .
  • a memory bank of the ROM 200 a plurality of bit lines BL and virtual ground lines VG are capable of being connected to a memory array 202 in such a way that, each of the bit lines BL is provided with transistors 205 , and 206 or 208 serving as switches to connect to memory array 202 , and each of the virtual ground lines VG is provided with transistors 209 , and 210 or 212 serving as switches to connect to memory array 202 .
  • the memory array 202 includes a plurality of transistors 204 serving as memory cells arranged in such a way that the transistors 204 on a same row are selected by one of a plurality of word lines WL 0 ⁇ WL 31 .
  • each memory bank includes three select lines SL 0 , SP, and SPB, in which the select line SL 0 switches the transistors 205 and 209 for selecting the memory bank, the select line SP switches the transistors 206 and 208 , and the select line SPB switches the transistors 210 and 212 .
  • These select lines SL 0 , SP, and SPB together with the word lines WL 0 ⁇ WLN determine which one of the transistors 204 is selected to be read.
  • the flat-cell ROM disclosed in U.S. Pat. No. 5,117,389 to Yiu has its select line fix code implemented by a manner of one dead and one left
  • the flat-cell ROM 200 of the present invention has the select line fix code implemented by a manner of two dead and two left.
  • FIG. 4 shows a layout of the memory circuit shown in FIG. 3 , with two memory banks Bank 1 and Bank 2 of the ROM 200 for illustration.
  • the bit line BL or the virtual ground line VG is connected to a corresponding bit signal line 214 or a virtual ground line 216 through a respective contact 218 , while the adjacent memory banks Bank 1 and Bank 2 share a common row of the contacts 218 therebetween.
  • FIG. 4 it is shown that only one row of the contacts 218 are used for the memory banks Bank 1 and Bank 2 in the ROM 200 of the present invention, while three rows of the contacts 106 are used for the memory banks Bank 1 and Bank 2 in the conventional ROM 100 . Owing to the less number of rows of contacts in the ROM 200 , the ROM area is reduced.
  • FIG. 5 shows a practical layout of the conventional ROM 100
  • FIG. 6 shows a practical layout of the ROM 200 according to the present invention.
  • the overall length of two memory banks in the conventional flat-cell ROM 100 is measured as 65.4 ⁇ m
  • that in the flat-cell ROM 200 of the present invention is measured as 62.0 ⁇ m.
  • the area of the flat-cell ROM 200 of the present invention is reduced by approximately 5.2%.

Abstract

In a flat-cell ROM including a plurality of memory banks, each of the memory banks comprises a memory array, a plurality of bit lines, a plurality of virtual ground lines, three select lines, and a common row of contacts shared with an adjacent memory bank. The common row of contacts are used for connecting the bit lines and virtual ground lines to bit signal lines and virtual ground lines, respectively, and the select lines are used for selecting memory cells in the memory array. With a common row of contacts shared by two adjacent banks, the ROM area is reduced.

Description

    FIELD OF THE INVENTION
  • The present invention is related generally to a read-only memory (ROM) and more particularly to a flat-cell ROM.
    • BACKGROUND OF THE INVENTION
  • Recently, ROM has almost become requisite part in electronic products. FIG. 1 shows a circuit diagram of a conventional flat-cell ROM 100 and for simplification, only a memory bank of the ROM 100 is shown in FIG. 1. In the ROM 100, each memory bank comprises a memory array 102, a plurality of bit lines BL and virtual ground lines VG capable of being connected to the memory array 102, and select lines SL0 and SL1 to select the bit lines BL and virtual ground lines VG to be connected to the memory array 102, and the memory array 102 includes a plurality of transistors 104 serving as the memory cells, with the gates of the transistors 104 on a same row connected to one of word lines WL0˜WLN, such that data in each of the memory cells 104 may be read out by selecting the bit lines BL, virtual ground lines VG, and word lines WL0˜WLN. FIG. 2 shows a layout of the memory circuit shown in FIG. 1, with two memory banks Bank1 and Bank2 of the ROM 100 for illustration. In each of the memory banks Bank1 and Bank2, either a bit line BL or a virtual ground line VG is connected to a corresponding bit signal line 108 or a virtual ground line 110 through a respective contact 106.
  • To increase the memory density, there have been proposed various approaches to reduce the ROM area, for example in the flat-cell ROM disclosed in U.S. Pat. No. 5,117,389 to Yiu, less block select transistors is proposed to increase the memory density. As shown in FIG. 2, each memory bank of a conventional flat-cell ROM 100 is provided with two rows of the contacts 106 at the upper and lower sides of the memory bank, and each row of the contacts 106 occupies a chip area. Therefore, the flat-cell ROM 100 may have smaller ROM area, if the number of rows of the contacts 106 is reduced.
    • SUMMARY OF THE INVENTION
  • One object of the present invention is to provide a smaller area flat-cell ROM.
  • Another object of the present invention is to provide a flat-cell ROM using a common row of contacts shared by two memory banks.
  • In a flat-cell ROM including a plurality of memory banks, according to the present invention, each of the memory banks comprises a memory array, a plurality of bit lines, a plurality of virtual ground lines, three select lines, and a common row of contacts shared with an adjacent memory bank. In the flat-cell ROM, each of the bit lines is capable of being connected to the memory array through a first and a second switches, each of the virtual ground lines is capable of being connected to the memory array through a third and a fourth switches, the common row of contacts are used for connecting the bit lines and virtual ground lines to bit signal lines and virtual ground lines, respectively, and the select lines are used for selecting a memory bank, switching the first and second switches, and switching the third and fourth switches, respectively. In a flat-cell ROM according to the present invention, two adjacent memory banks share a common row of contacts, and thus the number of rows of contacts is reduced, thereby decreasing the ROM area.
    • BRIEF DESCRIPTION OF DRAWINGS
  • These and other objects, features and advantages of the present invention will become apparent to those skilled in the art upon consideration of the following description of the preferred embodiments of the present invention taken in conjunction with the accompanying drawings, in which:
  • FIG. 1 shows a circuit diagram of a conventional flat-cell ROM;
  • FIG. 2 shows a layout of the memory circuit shown in FIG. 1;
  • FIG. 3 shows a circuit diagram of a flat-cell ROM according to the present invention;
  • FIG. 4 shows a layout of the memory circuit shown in FIG. 3;
  • FIG. 5 shows a practical layout of the memory shown in FIG. 1; and
  • FIG. 6 shows a practical layout of the memory shown in FIG. 3.
    • DETAILED DESCRIPTION OF THE INVENTION
  • FIG. 3 shows a circuit diagram of a flat-cell ROM 200 according to the present invention, and for simplification, only a memory bank of the ROM 200 is shown in FIG. 3. In a memory bank of the ROM 200, a plurality of bit lines BL and virtual ground lines VG are capable of being connected to a memory array 202 in such a way that, each of the bit lines BL is provided with transistors 205, and 206 or 208 serving as switches to connect to memory array 202, and each of the virtual ground lines VG is provided with transistors 209, and 210 or 212 serving as switches to connect to memory array 202. The memory array 202 includes a plurality of transistors 204 serving as memory cells arranged in such a way that the transistors 204 on a same row are selected by one of a plurality of word lines WL0˜WL31. In the ROM 200, each memory bank includes three select lines SL0, SP, and SPB, in which the select line SL0 switches the transistors 205 and 209 for selecting the memory bank, the select line SP switches the transistors 206 and 208, and the select line SPB switches the transistors 210 and 212. These select lines SL0, SP, and SPB together with the word lines WL0˜WLN determine which one of the transistors 204 is selected to be read. In addition, the flat-cell ROM disclosed in U.S. Pat. No. 5,117,389 to Yiu has its select line fix code implemented by a manner of one dead and one left, while the flat-cell ROM 200 of the present invention has the select line fix code implemented by a manner of two dead and two left.
  • FIG. 4 shows a layout of the memory circuit shown in FIG. 3, with two memory banks Bank1 and Bank2 of the ROM 200 for illustration. In the ROM 200, either the bit line BL or the virtual ground line VG is connected to a corresponding bit signal line 214 or a virtual ground line 216 through a respective contact 218, while the adjacent memory banks Bank1 and Bank2 share a common row of the contacts 218 therebetween. By comparing FIG. 4 with FIG. 2, it is shown that only one row of the contacts 218 are used for the memory banks Bank1 and Bank2 in the ROM 200 of the present invention, while three rows of the contacts 106 are used for the memory banks Bank1 and Bank2 in the conventional ROM 100. Owing to the less number of rows of contacts in the ROM 200, the ROM area is reduced.
  • For comparison, FIG. 5 shows a practical layout of the conventional ROM 100, and FIG. 6 shows a practical layout of the ROM 200 according to the present invention. As indicated by the scales at the right side of the layouts of FIGS. 5 and 6, respectively, the overall length of two memory banks in the conventional flat-cell ROM 100 is measured as 65.4 μm, while that in the flat-cell ROM 200 of the present invention is measured as 62.0 μm. Then, the area of the flat-cell ROM 200 of the present invention is reduced by approximately 5.2%.
  • By sharing a common row of contacts by two adjacent memory banks in a flat-cell ROM, the ROM area is reduced.
  • While the present invention has been described in conjunction with preferred embodiments thereof, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, it is intended to embrace all such alternatives, modifications and variations that fall within the spirit and scope thereof as set fourth in the appended claims.

Claims (1)

1. In a flat-cell read-only memory including a plurality of memory banks, each of the memory banks comprising:
a memory array;
a plurality of bit lines each capable of being connected to the memory array through a first switch and a second switch;
a plurality of virtual ground lines each capable of being connected to the memory array through a third switch and a fourth switch;
a first select line for selecting one memory bank from the plurality of memory banks;
a second select line for switching the first and second switches; and
a third select line for switching the third and fourth switches;
wherein each two adjacent ones of the memory banks share a common row of contacts for connecting the plurality of bit lines and virtual ground lines to a plurality of bit signal lines and virtual ground signal lines, respectively.
US11/179,570 2004-07-16 2005-07-13 Flat-cell read-only memory Expired - Fee Related US7154765B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW093121419A TWI234163B (en) 2004-07-16 2004-07-16 Flat-cell ROM

Publications (2)

Publication Number Publication Date
US7154765B1 US7154765B1 (en) 2006-12-26
US20070014154A1 true US20070014154A1 (en) 2007-01-18

Family

ID=36592753

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/179,570 Expired - Fee Related US7154765B1 (en) 2004-07-16 2005-07-13 Flat-cell read-only memory

Country Status (2)

Country Link
US (1) US7154765B1 (en)
TW (1) TWI234163B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170098385A1 (en) * 2014-05-21 2017-04-06 Akili Interactive Labs, Inc. Processor-Implemented Systems and Methods for Enhancing Cognitive Abilities by Personalizing Cognitive Training Regimens
US20190084342A1 (en) * 2017-09-21 2019-03-21 Comsero, Inc. Modularly stackable dry erase panels and system thereof

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI277096B (en) * 2004-07-02 2007-03-21 Elan Microelectronics Corp Flat-cell read only memory suitable for word line strap
US7729155B2 (en) * 2005-12-30 2010-06-01 Stmicroelectronics Pvt. Ltd. High speed, low power, low leakage read only memory
US7561457B2 (en) * 2006-08-18 2009-07-14 Spansion Llc Select transistor using buried bit line from core

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5943286A (en) * 1996-08-09 1999-08-24 Nec Corporation Memory device having a plurality of cell array blocks including reference cells are connected in series
US5966327A (en) * 1997-02-26 1999-10-12 Lg Semicon Co., Ltd. On-off current ratio improving circuit for flat-cell array
US6388932B2 (en) * 1999-01-29 2002-05-14 Nec Corporation Memory with high speed reading operation using a switchable reference matrix ensuring charging speed

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5943286A (en) * 1996-08-09 1999-08-24 Nec Corporation Memory device having a plurality of cell array blocks including reference cells are connected in series
US5966327A (en) * 1997-02-26 1999-10-12 Lg Semicon Co., Ltd. On-off current ratio improving circuit for flat-cell array
US6388932B2 (en) * 1999-01-29 2002-05-14 Nec Corporation Memory with high speed reading operation using a switchable reference matrix ensuring charging speed

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170098385A1 (en) * 2014-05-21 2017-04-06 Akili Interactive Labs, Inc. Processor-Implemented Systems and Methods for Enhancing Cognitive Abilities by Personalizing Cognitive Training Regimens
US20190084342A1 (en) * 2017-09-21 2019-03-21 Comsero, Inc. Modularly stackable dry erase panels and system thereof

Also Published As

Publication number Publication date
US7154765B1 (en) 2006-12-26
TWI234163B (en) 2005-06-11
TW200605083A (en) 2006-02-01

Similar Documents

Publication Publication Date Title
JP2863661B2 (en) Read-only memory
EP0096359A2 (en) Semiconductor memory device
US5097440A (en) Semiconductor memory device comprising a plurality of memory arrays with improved peripheral circuit location and interconnection arrangement
US6249474B1 (en) Semiconductor memory device for multi-bit or multi-bank architectures
US7154765B1 (en) Flat-cell read-only memory
KR20170037201A (en) Layout of the semiconductor memory device including a sub wordline driver
JPH01262660A (en) Semiconductor storage device
US5499205A (en) Bit line structure
US7436690B2 (en) Flat cell read only memory using common contacts for bit lines and virtual ground lines
US7031179B2 (en) Bit cell array for preventing coupling effect in read only memory
US20020163033A1 (en) Non-volatile semiconductor memory
US5184321A (en) Semiconductor memory device comprising a plurality of memory arrays with improved peripheral circuit location and interconnection arrangement
US6847577B2 (en) Semiconductor memory with inter-block bit wires and inter-block ground wires
US6618282B1 (en) High density ROM architecture with inversion of programming
US7522443B2 (en) Flat-cell read-only memory structure
US7755942B2 (en) Memory cell array and semiconductor memory
US5255231A (en) Architecture of realizing balance of bit line sense amplifier in DRAM cell array
US8811078B2 (en) Semiconductor memory device
US6750493B2 (en) Semiconductor storage device including nonvolatile ferroelectric memory
US5841728A (en) Hierarchic memory device having auxiliary lines connected to word lines
JP3227331B2 (en) Bit line structure
US6870752B2 (en) High density mask ROM having flat-type bank select
JPH11145426A (en) Dram and memory cell array thereof
JP2887951B2 (en) Semiconductor storage device
KR950009078B1 (en) Low power consumption type bit line driving circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: ELAN MICROELECTRONICS CORPORATION, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, HSU-SHUN;REEL/FRAME:016562/0793

Effective date: 20050610

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

REFU Refund

Free format text: REFUND - PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: R2552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

SULP Surcharge for late payment
FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20181226