US20060292843A1 - Method for fabricating semiconductor device - Google Patents
Method for fabricating semiconductor device Download PDFInfo
- Publication number
- US20060292843A1 US20060292843A1 US11/323,525 US32352505A US2006292843A1 US 20060292843 A1 US20060292843 A1 US 20060292843A1 US 32352505 A US32352505 A US 32352505A US 2006292843 A1 US2006292843 A1 US 2006292843A1
- Authority
- US
- United States
- Prior art keywords
- layer
- hard mask
- gate
- inter
- mask
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 45
- 239000004065 semiconductor Substances 0.000 title claims abstract description 20
- 239000010410 layer Substances 0.000 claims abstract description 157
- 238000005530 etching Methods 0.000 claims abstract description 28
- 239000011229 interlayer Substances 0.000 claims abstract description 28
- 239000006117 anti-reflective coating Substances 0.000 claims abstract description 26
- 239000000758 substrate Substances 0.000 claims abstract description 11
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 4
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims description 4
- 239000005380 borophosphosilicate glass Substances 0.000 claims description 4
- 239000005388 borosilicate glass Substances 0.000 claims description 4
- 239000005360 phosphosilicate glass Substances 0.000 claims description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- 229910021332 silicide Inorganic materials 0.000 claims description 4
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 4
- 229910007991 Si-N Inorganic materials 0.000 claims description 3
- 229910006294 Si—N Inorganic materials 0.000 claims description 3
- 238000005498 polishing Methods 0.000 claims description 3
- 239000000126 substance Substances 0.000 claims description 3
- 229910006360 Si—O—N Inorganic materials 0.000 claims description 2
- 239000011521 glass Substances 0.000 claims description 2
- 238000011065 in-situ storage Methods 0.000 claims description 2
- 150000004767 nitrides Chemical class 0.000 description 29
- 239000007789 gas Substances 0.000 description 11
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 6
- 238000002955 isolation Methods 0.000 description 6
- 239000001301 oxygen Substances 0.000 description 6
- 229910052760 oxygen Inorganic materials 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- 238000001312 dry etching Methods 0.000 description 3
- 230000009969 flowable effect Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000000151 deposition Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- -1 Nitride nitride Chemical class 0.000 description 1
- 229910020776 SixNy Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
Definitions
- the present invention relates to a method for fabricating a semiconductor device; and, more particularly, to a method for forming a landing plug contact of a semiconductor device.
- a landing plug contact (LPC) technology is generally used for increasing a contact area within a minimum area in a lower portion and increasing an operation margin with respect to subsequent processes in an upper portion. That is, an upper area is wider than a lower contacting area.
- the LPC process can secure an overlay margin in a following contact process by previously filling a gap between gate patterns, where a bit line contact and a storage node contact have been formed, with a conductive material.
- an SAC process is employed to obtain a specific etch profile using an etch selectivity between two materials (e.g., an oxide layer and a nitride layer).
- an inter-layer insulating layer is deposited and then a contact mask, a spacer and an inter-layer insulating layer are removed up to an upper portion of a gate hard mask through a planarization process, e.g., a chemical mechanical polishing (CMP).
- CMP chemical mechanical polishing
- FIGS. 1A to 1 C are cross-sectional views for explaining a not open incidence in a conventional semiconductor device.
- a gate line is formed by stacking a gate oxide layer 12 , gate conductive layers 13 and 14 , and a gate hard mask 15 on a semiconductor substrate 11 where a device isolation layer (not shown) is formed.
- the gate conductive layers are provided with a stack structure of a polysilicon layer 13 and a silicide layer 14 .
- the gate hard mask 15 which is formed of nitride is formed to 2,500 ⁇ thick. However, the gate hard mask 15 of 2,100 ⁇ thick remains after a gate patterning process.
- a CMP or etch-back process is performed to planarize the inter-layer insulating layer 16 by using the gate hard mask 15 as an etch target.
- an indented portion is generated in the inter-layer insulating layer 16 between the gate lines due to a dishing event.
- the dishing event occurs when the gate line is over-etched in a wide contact hole region.
- an LPC hard mask nitride layer 17 and an organic anti-reflective coating layer 18 are deposited on an entire surface of the resulting structure.
- the LPC hard mask nitride layer 17 is deposited along the indented portion with step coverage. Since the organic anti-reflective coating layer 18 for the mask patterning is flowable, the inter-layer insulating layer 16 between the gate lines is thicker.
- the organic anti-reflective coating layer 18 shown in FIG. 1A is planarized until the LPC hard mask nitride layer 17 is exposed. At this point, the LPC hard mask nitride layer 17 and the organic anti-reflective coating layer 18 are dry etched using a gas containing a small amount of oxygen in which a fluorine-based gas is used as a basis gas.
- a reference numeral 18 A represents the organic anti-reflective coating layer remaining after the dry etching.
- the LPC hard mask nitride layer 17 A remains in a portion thicker than other portions.
- a reference numeral 18 B denotes the anti-reflective coating layer still remaining after this over-etching process. Therefore, a not-open event may result during an etching of the oxide layer.
- FIGS. 2A to 2 C are cross-sectional views for explaining the shoulder broken event in a conventional semiconductor device so as to prevent the limitations in FIGS. 1A to 1 C.
- a gate line is formed by stacking a gate oxide layer 22 , gate conductive layers 23 and 24 , and a gate hard mask 25 on a semiconductor substrate 21 where a device isolation layer (not shown) is formed.
- the gate conductive layers are provided with a stack structure of a polysilicon layer 23 and a silicide layer 24 .
- the gate hard mask 25 which is formed of nitride, is formed to 2,500 ⁇ thick. However, the gate hard mask 25 of 2,100 ⁇ thick remains after a gate patterning process.
- a CMP or etch-back process is performed to planarize the inter-layer insulating layer 26 by using the gate hard mask layer 25 as an etch target.
- an indented portion is generated in the inter-layer insulating layer 26 between the gate lines due to a dishing event.
- the dishing event occurs when the gate line is over-etched in a wide contact hole region.
- an LPC hard mask nitride layer 27 and an organic anti-reflective coating layer 28 are deposited on an entire surface of the resulting structure.
- the LPC hard mask nitride layer 27 is deposited along the indented portion with step coverage. Since the organic anti-reflective coating layer 28 for the mask patterning is flowable, the inter-layer insulating layer 26 between the gate lines is thicker.
- the organic anti-reflective coating layer 28 shown in FIG. 2A is planarized until the LPC hard mask nitride layer 27 is exposed. At this point, the LPC hard mask nitride layer 27 and the organic anti-reflective coating layer 28 are dry etched using a gas containing a small amount of oxygen in which a florin based gas is used as a basis gas.
- a reference numeral 28 A denotes the organic anti-reflective coating layer remaining after the dry etching. Then, a sufficient over-etching is performed to overcome a thickness difference due to a specific topology and improve an open margin.
- the gate hard mask layer 25 is over-etched so that its thickness is reduced, thereby reducing the LPC SAC margin.
- a reference numeral 25 A represents the gate hard mask layer after the over-etching.
- the LPC hard mask nitride layer 27 and the gate hard mask layer 25 are the same Si x N y -based nitride layer that has the same etching rate under the same etching condition. Consequently, there occurs a loss of the gate hard mask nitride layer, which is denoted as a reference numeral 25 A by the added over-etching for opening the LPC hard mask, thereby reducing the LPP isolation layer margin and SAC margin.
- an object of the present invention to provide a method for fabricating a semiconductor device, capable of increasing a contact open margin and minimizing a shoulder loss of a gate line.
- a method for fabricating a semiconductor device including: forming a gate line on a substrate, the gate line including a first hard mask and a second hard mask; forming an inter-layer insulating layer over the substrate and the gate line; stacking a contact mask and an anti-reflective coating layer on the inter-layer insulating layer, the contact mask defining a contact region; and etching the contact mask and the anti-reflective coating layer until the first and second hard masks are exposed.
- FIGS. 1A to 1 C are cross-sectional views for explaining a not-open event of a conventional semiconductor device
- FIGS. 2A to 2 C are cross-sectional views for explaining a shoulder broken of a conventional semiconductor device.
- FIGS. 3A to 3 C are cross-sectional views illustrating a method for fabricating a semiconductor device in accordance with an embodiment of the present invention.
- FIGS. 3A to 3 C are cross-sectional views illustrating a method for fabricating a semiconductor device in accordance with an embodiment of the present invention.
- a gate line is formed on a semiconductor substrate 11 where a device isolation layer (not shown) is formed.
- the gate line includes a gate oxide layer 32 , gate conductive layers 33 and 34 , a first gate hard mask 35 , and a second gate hard mask 36 , which are sequentially stacked on the semiconductor substrate 11 .
- the first gate hard mask 35 is formed to approximately 1,500 A thick using a gas of SiH 4 /NH 3 /N 2
- the second gate hard mask 36 is formed to approximately 1,000 ⁇ thick using a gas of SiH 4 /N 2 O/He.
- the first gate hard mask 35 and the second gate hard mask 36 can be formed to a certain range of thickness.
- the first gate hard mask 35 can be in a range from approximately 1,300 ⁇ to approximately 1,600 ⁇ .
- the second gate hard mask 36 can be in a range from approximately 900 ⁇ to approximately 1,200 ⁇ .
- first gate hard mask 35 and the second gate hard mask 36 are deposited in-situ. However, a composition of the first gate hard mask 35 is different from that of the second gate hard mask 36 .
- the first gate hard mask 35 is a pure nitride layer of Si—N bonds.
- the second gate hard mask 36 is deposited using N 2 O gas or other oxygen containing gases. Therefore, the first gate hard mask 35 has a layer characteristic different from the second gate hard mask 36 .
- a thickness of an oxygen-containing nitride layer is approximately 600 ⁇ out of the thickness of approximately 2,100 ⁇ .
- the gate conductive layer has a stack structure of a polysilicon layer 33 and a silicide layer 34 and can also be formed of a tungsten layer, a tungsten silicide layer, a titanium layer, or a titanium nitride layer.
- the inter-layer insulating layer 37 includes at least one layer selected from the group consisting of a borosilicate glass (BSG) layer, a borophosphosilicate glass (BPSG) layer, a phosphosilicate glass (PSG) layer, a tetraethyl orthosilicate (TEOS) layer, a high density plasma (HDP) oxide layer, a spin on glass (SOG) layer, and an advanced planarization layer (APL).
- BSG borosilicate glass
- BPSG borophosphosilicate glass
- PSG phosphosilicate glass
- TEOS tetraethyl orthosilicate
- HDP high density plasma
- SOG spin on glass
- APL advanced planarization layer
- the inter-layer insulating layer 37 can be formed using an inorganic or organic based low-permittivity layer.
- CMP chemical mechanical polishing
- an indented portion is generated in the inter-layer insulating layer 37 between the gate lines due to a dishing event.
- the dishing event occurs when the gate line is over-etched in a wide contact hole region.
- an LPC hard mask layer 38 and an anti-reflective coating layer 39 are deposited on an entire surface of the resulting structure.
- the LPC hard mask layer 38 includes a nitride material, and the anti-reflective coating layer 39 includes an organic material.
- the LPC hard mask layer 38 is deposited along the indented portion with step coverage. Since the anti-reflective coating layer 39 for the mask patterning is flowable, the inter-layer insulating layer 37 between the gate lines is thicker.
- the anti-reflective coating layer 39 (shown in FIG. 3A ) and the LPC hard mask layer 38 are etched.
- a reference numeral 39 A denotes the anti-reflective coating layer remaining after this etching process.
- Table 1 shows an etching rate when the layers according to the present embodiment are etched using a florin-based gas in an radio frequency (RF)-plasma dry etching apparatus TABLE 1 Oxygen-containing ER/min Nitride nitride Etching rate (ER) ⁇ @Avg. 2,820 1,560
- an etch selectivity according to etching rates of a pure nitride layer (e.g., the LPC hard mask layer 38 ) and a layer containing oxygen impurities (e.g., the second hard mask 36 ) is approximately 1.8:1. That is, under the same etching condition, a small etching rate of the impurity containing layer is monitored. This result exhibits that the bond between Si-N lattices of the pure nitride layer is dissociated more easily than the Si—O—N bond. Also, the etch selectivity of the LPC hard mask layer 38 to the second hard mask 36 can range between approximately 3:1 and approximately 2:1
- the remaining organic anti-reflective coating layer 39 A and the LPC hard mask layer 38 are over-etched. While the over-etching process for the complete open of the LPC hard mask layer 38 is performed, the upper portion of the second gate hard mask layer 36 (refer to FIG. 3B ) has a slower etching rate than the conventional gate hard mask layer. Compared with the conventional gate hard mask layer, the damage to the first gate hard mask layer 35 can be prevented.
- a reference numeral 36 A denotes the second gate hard mask layer remaining after the over-etching process.
- the inter-layer insulation layer 37 is etched to form LPC contacts.
- the etch loss of the inter-layer insulating layer can be prevented by stacking the gate hard mask layers with different composition ratios and etching the LPC hard mask layer.
- the height of the gate hard mask layer can be reduced and the operation margin for the inter-layer insulating layer can be improved.
- the LPC contact open margin can be improved by the sufficient over-etching.
- the uppermost layer of the gate hard mask layer and the LPC hard mask layer including a nitride material are etched at high etch selectivity under the same etch condition. Consequently, damage to the isolation layer can be prevented and the operation margin of the isolation layer can be improved. At the same time, the open margin of the LPC can be improved.
Abstract
Provided is a method for fabricating a semiconductor device, capable of increasing a contact open margin and minimizing a shoulder loss of a gate line. The method includes: forming a gate line on a substrate, the gate line including a first hard mask and a second hard mask; forming an inter-layer insulating layer over the substrate and the gate line; stacking a contact mask and an anti-reflective coating layer on the inter-layer insulating layer, the contact mask defining a contact region; and etching the contact mask and the anti-reflective coating layer until the first and second hard masks are exposed.
Description
- The present invention relates to a method for fabricating a semiconductor device; and, more particularly, to a method for forming a landing plug contact of a semiconductor device.
- As semiconductor devices have been integrated more highly, elements of the semiconductor device are formed in a stack structure. Accordingly, the concept of a contact plug (or pad) has been introduced.
- In forming the contact plug, a landing plug contact (LPC) technology is generally used for increasing a contact area within a minimum area in a lower portion and increasing an operation margin with respect to subsequent processes in an upper portion. That is, an upper area is wider than a lower contacting area.
- The LPC process can secure an overlay margin in a following contact process by previously filling a gap between gate patterns, where a bit line contact and a storage node contact have been formed, with a conductive material.
- In forming the contact, it is difficult to etch between structures with high aspect ratio. Meanwhile, an SAC process is employed to obtain a specific etch profile using an etch selectivity between two materials (e.g., an oxide layer and a nitride layer).
- In order to minimize an etch target during the SAC process, an inter-layer insulating layer is deposited and then a contact mask, a spacer and an inter-layer insulating layer are removed up to an upper portion of a gate hard mask through a planarization process, e.g., a chemical mechanical polishing (CMP).
- Meanwhile, in the case of a direct nitride hard mask LPC etching process that is being applied to a device of 90-nm technology or less, there may be a “not-open” probability when a sufficient over-etching is not performed due to an unevenness between a gate hard mask nitride layer and an inter-layer insulating layer, a deposition of a nitride layer, and a thickness difference in an organic anti-reflective coating layer. If a sufficient over-etching is performed, an SAC margin is reduced due to a “shoulder broken” of the gate hard mask nitride layer, i.e., damage to a shoulder portion of the gate hard mask nitride layer.
-
FIGS. 1A to 1C are cross-sectional views for explaining a not open incidence in a conventional semiconductor device. - Referring to
FIG. 1A , a gate line is formed by stacking agate oxide layer 12, gateconductive layers hard mask 15 on asemiconductor substrate 11 where a device isolation layer (not shown) is formed. - At this point, the gate conductive layers are provided with a stack structure of a
polysilicon layer 13 and asilicide layer 14. The gatehard mask 15, which is formed of nitride is formed to 2,500 Å thick. However, the gatehard mask 15 of 2,100 Å thick remains after a gate patterning process. - Then, a CMP or etch-back process is performed to planarize the
inter-layer insulating layer 16 by using the gatehard mask 15 as an etch target. - However, after the planarization, an indented portion is generated in the inter-layer insulating
layer 16 between the gate lines due to a dishing event. The dishing event occurs when the gate line is over-etched in a wide contact hole region. - Then, an LPC hard
mask nitride layer 17 and an organicanti-reflective coating layer 18 are deposited on an entire surface of the resulting structure. The LPC hardmask nitride layer 17 is deposited along the indented portion with step coverage. Since the organicanti-reflective coating layer 18 for the mask patterning is flowable, the inter-layer insulatinglayer 16 between the gate lines is thicker. - Referring to
FIG. 1B , the organicanti-reflective coating layer 18 shown inFIG. 1A is planarized until the LPC hardmask nitride layer 17 is exposed. At this point, the LPC hardmask nitride layer 17 and the organicanti-reflective coating layer 18 are dry etched using a gas containing a small amount of oxygen in which a fluorine-based gas is used as a basis gas. Areference numeral 18A represents the organic anti-reflective coating layer remaining after the dry etching. - Then, a sufficient over-etching is performed to overcome a thickness difference due to a specific topology and improve an open margin.
- Referring to
FIG. 1C , even if the remaining organicanti-reflective coating layer 18A shown inFIG. 1B and the LPC hardmask nitride layer 17 are appropriately over-etched, the LPC hardmask nitride layer 17A remains in a portion thicker than other portions. Also, areference numeral 18B denotes the anti-reflective coating layer still remaining after this over-etching process. Therefore, a not-open event may result during an etching of the oxide layer. -
FIGS. 2A to 2C are cross-sectional views for explaining the shoulder broken event in a conventional semiconductor device so as to prevent the limitations inFIGS. 1A to 1C. - Referring to
FIG. 2A , a gate line is formed by stacking agate oxide layer 22, gateconductive layers hard mask 25 on asemiconductor substrate 21 where a device isolation layer (not shown) is formed. - At this point, the gate conductive layers are provided with a stack structure of a
polysilicon layer 23 and asilicide layer 24. The gatehard mask 25, which is formed of nitride, is formed to 2,500 Å thick. However, the gatehard mask 25 of 2,100 Å thick remains after a gate patterning process. - Then, a CMP or etch-back process is performed to planarize the
inter-layer insulating layer 26 by using the gatehard mask layer 25 as an etch target. - However, after the planarization, an indented portion is generated in the inter-layer insulating
layer 26 between the gate lines due to a dishing event. The dishing event occurs when the gate line is over-etched in a wide contact hole region. - Then, an LPC hard
mask nitride layer 27 and an organicanti-reflective coating layer 28 are deposited on an entire surface of the resulting structure. The LPC hardmask nitride layer 27 is deposited along the indented portion with step coverage. Since the organicanti-reflective coating layer 28 for the mask patterning is flowable, theinter-layer insulating layer 26 between the gate lines is thicker. - Referring to
FIG. 2B , the organicanti-reflective coating layer 28 shown inFIG. 2A is planarized until the LPC hardmask nitride layer 27 is exposed. At this point, the LPC hardmask nitride layer 27 and the organicanti-reflective coating layer 28 are dry etched using a gas containing a small amount of oxygen in which a florin based gas is used as a basis gas. Areference numeral 28A denotes the organic anti-reflective coating layer remaining after the dry etching. Then, a sufficient over-etching is performed to overcome a thickness difference due to a specific topology and improve an open margin. - Referring to
FIG. 2C , in order to prevent a LPC not-open event generally occurring when the LPC hardmask nitride layer 17 remains (refer toFIG. 1C ), when an over-etching is performed on a region where the LPC hardmask nitride layer 27 and the remaining organicanti-reflective coating layer 28A are formed thickly, the gatehard mask layer 25 is over-etched so that its thickness is reduced, thereby reducing the LPC SAC margin. Areference numeral 25A represents the gate hard mask layer after the over-etching. - Also, the LPC hard
mask nitride layer 27 and the gatehard mask layer 25 are the same SixNy-based nitride layer that has the same etching rate under the same etching condition. Consequently, there occurs a loss of the gate hard mask nitride layer, which is denoted as areference numeral 25A by the added over-etching for opening the LPC hard mask, thereby reducing the LPP isolation layer margin and SAC margin. - It is, therefore, an object of the present invention to provide a method for fabricating a semiconductor device, capable of increasing a contact open margin and minimizing a shoulder loss of a gate line.
- In accordance with an aspect of the present invention, there is provided a method for fabricating a semiconductor device, including: forming a gate line on a substrate, the gate line including a first hard mask and a second hard mask; forming an inter-layer insulating layer over the substrate and the gate line; stacking a contact mask and an anti-reflective coating layer on the inter-layer insulating layer, the contact mask defining a contact region; and etching the contact mask and the anti-reflective coating layer until the first and second hard masks are exposed.
- The above and other objects and features of the present invention will become apparent from the following description of the preferred embodiments given in conjunction with the accompanying drawings, in which:
-
FIGS. 1A to 1C are cross-sectional views for explaining a not-open event of a conventional semiconductor device; -
FIGS. 2A to 2C are cross-sectional views for explaining a shoulder broken of a conventional semiconductor device; and -
FIGS. 3A to 3C are cross-sectional views illustrating a method for fabricating a semiconductor device in accordance with an embodiment of the present invention. - A method for fabricating a semiconductor device in accordance with exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings.
-
FIGS. 3A to 3C are cross-sectional views illustrating a method for fabricating a semiconductor device in accordance with an embodiment of the present invention. - Referring to
FIG. 3A , a gate line is formed on asemiconductor substrate 11 where a device isolation layer (not shown) is formed. The gate line includes agate oxide layer 32, gateconductive layers hard mask 35, and a second gatehard mask 36, which are sequentially stacked on thesemiconductor substrate 11. - Then, the first gate
hard mask 35 is formed to approximately 1,500 A thick using a gas of SiH4/NH3/N2, and the second gatehard mask 36 is formed to approximately 1,000 Å thick using a gas of SiH4/N2O/He. Although the present embodiment points out the specific thicknesses of the first gatehard mask 35 and the second gatehard mask 36, the first gatehard mask 35 and the second gatehard mask 36 can be formed to a certain range of thickness. For instance, the first gatehard mask 35 can be in a range from approximately 1,300 Å to approximately 1,600 Å. The second gatehard mask 36 can be in a range from approximately 900 Å to approximately 1,200 Å. - Also, the first gate
hard mask 35 and the second gatehard mask 36 are deposited in-situ. However, a composition of the first gatehard mask 35 is different from that of the second gatehard mask 36. - More specifically, the first gate
hard mask 35 is a pure nitride layer of Si—N bonds. The second gatehard mask 36 is deposited using N2O gas or other oxygen containing gases. Therefore, the first gatehard mask 35 has a layer characteristic different from the second gatehard mask 36. - Then, a gate patterning process is performed until the first and second gate hard masks of approximately 2,100 Å remain. A thickness of an oxygen-containing nitride layer is approximately 600 Å out of the thickness of approximately 2,100 Å.
- Meanwhile, the gate conductive layer has a stack structure of a
polysilicon layer 33 and asilicide layer 34 and can also be formed of a tungsten layer, a tungsten silicide layer, a titanium layer, or a titanium nitride layer. - Then, a gap between the gate lines is filled by depositing an inter-layer insulating
layer 37 on an entire surface of the above resulting substrate structure including the gate line. The inter-layer insulatinglayer 37 includes at least one layer selected from the group consisting of a borosilicate glass (BSG) layer, a borophosphosilicate glass (BPSG) layer, a phosphosilicate glass (PSG) layer, a tetraethyl orthosilicate (TEOS) layer, a high density plasma (HDP) oxide layer, a spin on glass (SOG) layer, and an advanced planarization layer (APL). Also, the inter-layer insulatinglayer 37 can be formed using an inorganic or organic based low-permittivity layer. - Then, a chemical mechanical polishing (CMP) process or an etch- back process is performed to planarize the inter-layer insulating
layer 37 by using the second gatehard mask 36 as an etch target. - However, after the planarization, an indented portion is generated in the inter-layer insulating
layer 37 between the gate lines due to a dishing event. The dishing event occurs when the gate line is over-etched in a wide contact hole region. - Then, an LPC
hard mask layer 38 and ananti-reflective coating layer 39 are deposited on an entire surface of the resulting structure. The LPChard mask layer 38 includes a nitride material, and theanti-reflective coating layer 39 includes an organic material. The LPChard mask layer 38 is deposited along the indented portion with step coverage. Since theanti-reflective coating layer 39 for the mask patterning is flowable, the inter-layer insulatinglayer 37 between the gate lines is thicker. - As illustrated in
FIG. 3B , the anti-reflective coating layer 39 (shown inFIG. 3A ) and the LPChard mask layer 38 are etched. Areference numeral 39A denotes the anti-reflective coating layer remaining after this etching process. - Table 1 shows an etching rate when the layers according to the present embodiment are etched using a florin-based gas in an radio frequency (RF)-plasma dry etching apparatus
TABLE 1 Oxygen-containing ER/min Nitride nitride Etching rate (ER) Å@Avg. 2,820 1,560 - It can be seen from Table 1 that an etch selectivity according to etching rates of a pure nitride layer (e.g., the LPC hard mask layer 38) and a layer containing oxygen impurities (e.g., the second hard mask 36) is approximately 1.8:1. That is, under the same etching condition, a small etching rate of the impurity containing layer is monitored. This result exhibits that the bond between Si-N lattices of the pure nitride layer is dissociated more easily than the Si—O—N bond. Also, the etch selectivity of the LPC
hard mask layer 38 to the secondhard mask 36 can range between approximately 3:1 and approximately 2:1 - As illustrated in
FIG. 3C , the remaining organicanti-reflective coating layer 39A and the LPChard mask layer 38 are over-etched. While the over-etching process for the complete open of the LPChard mask layer 38 is performed, the upper portion of the second gate hard mask layer 36 (refer toFIG. 3B ) has a slower etching rate than the conventional gate hard mask layer. Compared with the conventional gate hard mask layer, the damage to the first gatehard mask layer 35 can be prevented. Areference numeral 36A denotes the second gate hard mask layer remaining after the over-etching process. Although not illustrated, theinter-layer insulation layer 37 is etched to form LPC contacts. - As described above, the etch loss of the inter-layer insulating layer can be prevented by stacking the gate hard mask layers with different composition ratios and etching the LPC hard mask layer. The height of the gate hard mask layer can be reduced and the operation margin for the inter-layer insulating layer can be improved. Also, the LPC contact open margin can be improved by the sufficient over-etching.
- In addition, in order to increase the open contact margin by the over-etching of the LPC hard mask layer and to minimize the shoulder broken and the thickness loss of the gate hard mask layer, the uppermost layer of the gate hard mask layer and the LPC hard mask layer including a nitride material are etched at high etch selectivity under the same etch condition. Consequently, damage to the isolation layer can be prevented and the operation margin of the isolation layer can be improved. At the same time, the open margin of the LPC can be improved.
- The present application contains subject matter related to the Korean patent application No. KR 2005-0056409, filed in the Korean Patent Office on Jun. 28, 2005, the entire contents of which being incorporated herein by reference.
- While the present invention has been described with respect to the particular embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the scope of the invention as defined in the following claims.
Claims (15)
1. A method for fabricating a semiconductor device, comprising:
forming a gate line on a substrate, the gate line including a first hard mask and a second hard mask;
forming an inter-layer insulating layer over the substrate and the gate line;
stacking a contact mask and an anti-reflective coating layer on the inter-layer insulating layer, the contact mask defining a contact region; and
etching the contact mask and the anti-reflective coating layer until the first and second hard masks are exposed.
2. The method of claim 1 , wherein the contact mask has an etch selectivity with respect to the second hard mask.
3. The method of claim 2 , wherein the etch selectivity of the contact mask to the second hard mask ranges between approximately 3:1 and approximately 2:1.
4. The method of claim 1 , wherein the forming of the gate line includes:
stacking a gate oxide layer and a gate conductive layer;
forming the first hard mask to a first thickness; and
forming the second hard mask to a second thickness.
5. The method of claim 4 , wherein the gate conductive layer has a stack structure of a polysilicon layer and a silicide layer.
6. The method of claim 4 , wherein the first hard mask and the second hard mask are deposited in-situ.
7. The method of claim 1 , wherein the first hard mask has a Si—N structure and the second hard mask has a Si—O—N structure.
8. The method of claim of claim 7 , wherein the first hard mask is formed using a gas of SiH4/NH3/N2.
9. The method of claim 8 , wherein the first thickness is in a range from approximately 1,300 Å to approximately 1,600 Å.
10. The method of claim 7 , wherein the second gate hard mask is formed using a gas of SiH4/N2O/He.
11. The method of claim 10 , wherein the second thickness is in a range from approximately 900 Å to approximately 1,200 Å.
12. The method of claim 1 , wherein the inter-layer insulating layer includes at least one layer selected from the group consisting of a borosilicate glass (BSG) layer, a borophosphosilicate glass (BPSG) layer, a phosphosilicate glass (PSG) layer, a tetraethyl orthosilicate (TEOS) layer, a high density plasma (HDP) oxide layer, a spin on glass (SOG) layer, and an advanced planarization layer (APL).
13. The method of claim 1 , wherein the inter-layer insulating layer is formed using an inorganic or organic based low-permittivity layer.
14. The method of claim 1 , wherein the inter-layer insulating layer is planarized using a chemical mechanical polishing (CMP) process or an etch-back process.
15. The method of claim 1 , further comprising etching the inter-layer insulating layer to form a hole.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050056409A KR100670666B1 (en) | 2005-06-28 | 2005-06-28 | Method for manufacturing semiconductor device |
KR2005-0056409 | 2005-06-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060292843A1 true US20060292843A1 (en) | 2006-12-28 |
Family
ID=37568095
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/323,525 Abandoned US20060292843A1 (en) | 2005-06-28 | 2005-12-29 | Method for fabricating semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (1) | US20060292843A1 (en) |
KR (1) | KR100670666B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180138050A1 (en) * | 2016-11-15 | 2018-05-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Topographic planarization method for lithography process |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6143604A (en) * | 1999-06-04 | 2000-11-07 | Taiwan Semiconductor Manufacturing Company | Method for fabricating small-size two-step contacts for word-line strapping on dynamic random access memory (DRAM) |
US6333232B1 (en) * | 1999-11-11 | 2001-12-25 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US6410443B1 (en) * | 1999-08-27 | 2002-06-25 | Advanced Micro Devices, Inc. | Method for removing semiconductor ARC using ARC CMP buffing |
US20040157444A1 (en) * | 2003-02-10 | 2004-08-12 | Taiwan Semiconductor Manufacturing Company | Photoresist intensive patterning and processing |
US20040161918A1 (en) * | 2003-02-13 | 2004-08-19 | Yun Cheol-Ju | Semiconductor device and method for forming same using multi-layered hard mask |
US20040198037A1 (en) * | 2003-03-18 | 2004-10-07 | Fujitsu Limited | Method for manufacturing semiconductor device |
US20050118779A1 (en) * | 2003-11-28 | 2005-06-02 | Myung-Kyu Ahn | Method for fabricating semiconductor device |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20010092090A (en) * | 2000-03-20 | 2001-10-24 | 윤종용 | Semiconductor device |
KR100385356B1 (en) * | 2000-10-31 | 2003-05-27 | 김현수 | Tape Transcribing Tool |
-
2005
- 2005-06-28 KR KR1020050056409A patent/KR100670666B1/en not_active IP Right Cessation
- 2005-12-29 US US11/323,525 patent/US20060292843A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6143604A (en) * | 1999-06-04 | 2000-11-07 | Taiwan Semiconductor Manufacturing Company | Method for fabricating small-size two-step contacts for word-line strapping on dynamic random access memory (DRAM) |
US6410443B1 (en) * | 1999-08-27 | 2002-06-25 | Advanced Micro Devices, Inc. | Method for removing semiconductor ARC using ARC CMP buffing |
US6333232B1 (en) * | 1999-11-11 | 2001-12-25 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US20040157444A1 (en) * | 2003-02-10 | 2004-08-12 | Taiwan Semiconductor Manufacturing Company | Photoresist intensive patterning and processing |
US20040161918A1 (en) * | 2003-02-13 | 2004-08-19 | Yun Cheol-Ju | Semiconductor device and method for forming same using multi-layered hard mask |
US20040198037A1 (en) * | 2003-03-18 | 2004-10-07 | Fujitsu Limited | Method for manufacturing semiconductor device |
US20050118779A1 (en) * | 2003-11-28 | 2005-06-02 | Myung-Kyu Ahn | Method for fabricating semiconductor device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180138050A1 (en) * | 2016-11-15 | 2018-05-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Topographic planarization method for lithography process |
US10879108B2 (en) * | 2016-11-15 | 2020-12-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Topographic planarization method for lithography process |
Also Published As
Publication number | Publication date |
---|---|
KR100670666B1 (en) | 2007-01-17 |
KR20070000790A (en) | 2007-01-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7410866B2 (en) | Method for forming storage node of capacitor in semiconductor device | |
KR100672823B1 (en) | Method of forming conductive pattern in a semiconductor device | |
US6987322B2 (en) | Contact etching utilizing multi-layer hard mask | |
US7557038B2 (en) | Method for fabricating self-aligned contact hole | |
KR100652791B1 (en) | Method for fabrication of semiconductor device | |
US6686286B2 (en) | Method for forming a borderless contact of a semiconductor device | |
US20060009024A1 (en) | Method for forming a metal line in a semiconductor device | |
US7575997B2 (en) | Method for forming contact hole of semiconductor device | |
US7199051B2 (en) | Method for fabricating semiconductor device capable of preventing damages to conductive structure | |
US20070173057A1 (en) | Method for fabricating storage node contact in semiconductor device | |
JP2006148052A (en) | Method for forming storage electrode of semiconductor element | |
US7932168B2 (en) | Method for fabricating bitline in semiconductor device | |
US20060292843A1 (en) | Method for fabricating semiconductor device | |
JPH10116904A (en) | Manufacture of semiconductor device | |
US20060292498A1 (en) | Method for forming contact hole in semiconductor device | |
US7557045B2 (en) | Manufacture of semiconductor device with good contact holes | |
US20050056615A1 (en) | Selective plasma etching process for aluminum oxide patterning | |
KR20070093794A (en) | Method for forming contact plug in semiconductor device | |
KR20070001510A (en) | Method for manufacturing semiconductor device | |
KR100721548B1 (en) | Method for forming storage node of capacitor in semiconductor device | |
US7268085B2 (en) | Method for fabricating semiconductor device | |
KR100780614B1 (en) | Method for fabricating semiconductor device | |
KR100637100B1 (en) | Method for fabricating metal plug in semiconductor device | |
KR100440077B1 (en) | Method for manufacturing semiconductor device | |
KR100701425B1 (en) | Method for fabrication of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, SEUNG-BUM;NAM, KI-WON;REEL/FRAME:017440/0806 Effective date: 20051227 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |