US20060215427A1 - Circuit for reducing inrush current generated during startup of a switching power supply - Google Patents

Circuit for reducing inrush current generated during startup of a switching power supply Download PDF

Info

Publication number
US20060215427A1
US20060215427A1 US11/086,352 US8635205A US2006215427A1 US 20060215427 A1 US20060215427 A1 US 20060215427A1 US 8635205 A US8635205 A US 8635205A US 2006215427 A1 US2006215427 A1 US 2006215427A1
Authority
US
United States
Prior art keywords
reference voltage
circuit
error amplifier
output
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/086,352
Other versions
US7123492B1 (en
Inventor
Tu-Hsien Ma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Princeton Technology Corp
Original Assignee
Princeton Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Princeton Technology Corp filed Critical Princeton Technology Corp
Priority to US11/086,352 priority Critical patent/US7123492B1/en
Assigned to PRINCETON TECHNOLOGY CORPORATION reassignment PRINCETON TECHNOLOGY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MA, TU-HSIEN
Publication of US20060215427A1 publication Critical patent/US20060215427A1/en
Application granted granted Critical
Publication of US7123492B1 publication Critical patent/US7123492B1/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/36—Means for starting or stopping converters

Definitions

  • the present invention relates to a modification to Pulse Width Modulation (PWM) switching power supply, and particularly to a circuit for reducing inrush current generated during startup of a switching power supply.
  • PWM Pulse Width Modulation
  • a circuit for PWM boost switching power supply comprises: a reference voltage generator 1 , an error amplifier 2 , an oscillator 3 , a sawtooth wave generator 4 , a PWM comparator 5 , a R-S flip-flop 6 , a power MOS switch 7 , and a rectifying and filtering circuit consisted of inducer 8 , diode 9 , capacitor 10 , and resistors 11 , 12 .
  • the output voltage V 0 at startup of the switching power supply is zero, and at this moment the whole loop is not stable.
  • a reference voltage FB-vref generated by the reference voltage generator 1 is transmitted from point D to the terminal “+” of the error amplifier 2 , while the terminal “ ⁇ ” of the error amplifier 2 is inputted with the feedback voltage from the division point C of the output voltage V 0 . Due to the output voltage V 0 at startup of the switching power supply is zero, the output of the error amplifier 2 will be high. And then the output of the error amplifier 2 will be inputted to the terminal “ ⁇ ” of PWM comparator 5 so as to be compared with the output of the sawtooth wave generator 4 , as shown in FIG. 2 .
  • FIG. 2 shows the waveforms outputted from the oscillator 3 , the sawtooth wave generator 4 , the PWM comparator 5 , and the R-S flip-flop 6 (the waveforms at the points A, E, G, B of FIG. 1 ), and the output waveform F of the error amplifier 2 is shown in comparison to the output waveform (of point E) outputted from the sawtooth generator 4 .
  • the waveform (at point F) outputted from the error amplifier 2 is higher than the waveform (of point E) outputted from the sawtooth wave generator 4 , the voltage outputted from the PWM comparator 5 (of point G) is zero.
  • the PWM comparator 5 will output a square wave.
  • the waveform outputted from the R-S flip-flop 6 (at point B) is opposite to the waveform at point G, and the square wave outputted from the PWM comparator 5 will trigger the terminal “R” of the R-S flip-flop 6 to enable the output voltage of the R-S flip-flop 6 to be zero.
  • the oscillator 3 will trigger the terminal “S” of the R-S flip-flop 6 , so that the voltage outputted from the R-S flip-flop 6 will be high.
  • the high voltage outputted by the R-S flip-flop 6 will turn on the power MOS switch 7 through point B (as shown in FIG. 1 ), so as to charge the capacitor 10 , and consequently the output voltage V 0 will be increased.
  • the output of the error amplifier 2 will be reduced.
  • the oscillator 3 will output signals periodically, making the R-S flip-flop 6 generate output pulse, as the arrow indicated in FIG. 2 .
  • the output pulse enables the capacitor 6 to be recharged, leading to an overshoot of the output voltage V 0 , as indicated by the “before-modification line” in FIG. 3 .
  • an inrush current will be caused and will damage the circuit.
  • the present invention has arisen to mitigate and/or obviate the afore-described disadvantages.
  • the primary objective of the present invention is to provide a circuit for reducing inrush current generated during startup of a switching power supply, comprising: a reference voltage generator, an error amplifier, an oscillator, a sawtooth wave generator, a PWM comparator, an overshoot comparator, an AND gate, a R-S flip-flop, a power MOS switch, and a rectifying and filtering circuit, wherein the reference voltage generator generates a high reference voltage and a low reference voltage, the high reference voltage is inputted to the overshoot comparator, the low reference voltage is inputted to the error amplifier, meanwhile, the division voltage outputted from the rectifying and filtering circuit is fed back to the error amplifier and the overshoot comparator, output of the overshoot comparator and that of the R-S flip-flop are inputted to the AND gate, and then an output of the AND gate is inputted to the power MOS switch.
  • FIG. 1 is a circuit diagram of a conventional switching power supply
  • FIG. 2 shows the waveforms of the key circuit in the conventional switching power supply
  • FIG. 3 shows the overshoot phenomenon caused at the startup of the conventional switching power supply
  • FIG. 4 shows a circuit for reducing inrush current generated during startup of a switching power supply in accordance with the present invention
  • FIG. 5 shows the waveforms of the key circuit for reducing inrush current generated during startup of a switching power supply in accordance with the present invention.
  • a circuit for reducing inrush current generated during startup of a switching power supply in accordance with an embodiment of the present invention is modified from the circuit in FIG. 1 , and the differences of the circuit in FIG. 4 from that in FIG. 1 are indicated by the dotted line.
  • the reference voltage generator 1 in this embodiment additionally generates another reference voltage Higher-vref, and an overshoot comparator 13 is added to this circuit.
  • the reference voltage Higher-vref is inputted to the terminal “+” of the overshoot comparator 13
  • the feedback voltage of the point C is inputted to the terminal “ ⁇ ” of the overshoot comparator 13 .
  • an AND gate 14 is added to the point B of the R-S flip-flop 6 , so that the output of the overshoot comparator 13 and that of the R-S flip-flop 6 are inputted to the AND gate 14 , while the output of the AND gate 14 is inputted to the gate of the power MOS switch 7 .
  • the reference voltage Higher-vref is higher than the reference voltage FB-vref, during startup and before the whole loop is stabilized, the reference voltage Higher-vref is higher than the feedback voltage of the point C, and the output voltage (of point H) of the overshoot comparator 13 is a positive high voltage. Therefore, after the output of the overshoot comparator 13 and that of the R-S flip-flop 6 are inputted to the AND gate 14 , the output voltage (at the point B) of the R-S flip-flop 6 can be unchangeably outputted from the AND gate 14 and inputted to the power MOS switch 7 , as shown in FIG. 5 .
  • the AND gate 14 will stop outputting pulse, and the capacitor 10 is prevented from being recharged constantly, thus eliminating the overshoot of the output voltage V 0 , as indicated by the “after-modification line” in FIG. 3 .

Abstract

A circuit for reducing inrush current generated during startup of a switching power supply, which includes a reference voltage generator, an error amplifier, an oscillator, a sawtooth wave generator, a PWM comparator, an overshoot comparator, an AND gate, a R-S flip-flop, a power MOS switch, and a rectifying and filtering circuit. A division voltage outputted from the rectifying and filtering circuit is fed back to the error amplifier.

Description

    FIELD OF THE INVENTION
  • The present invention relates to a modification to Pulse Width Modulation (PWM) switching power supply, and particularly to a circuit for reducing inrush current generated during startup of a switching power supply.
    • BACKGROUND OF THE INVENTION
  • Referring to FIG. 1, a circuit for PWM boost switching power supply is shown and comprises: a reference voltage generator 1, an error amplifier 2, an oscillator 3, a sawtooth wave generator 4, a PWM comparator 5, a R-S flip-flop 6, a power MOS switch 7, and a rectifying and filtering circuit consisted of inducer 8, diode 9, capacitor 10, and resistors 11, 12.
  • The output voltage V0 at startup of the switching power supply is zero, and at this moment the whole loop is not stable. A reference voltage FB-vref generated by the reference voltage generator 1 is transmitted from point D to the terminal “+” of the error amplifier 2, while the terminal “−” of the error amplifier 2 is inputted with the feedback voltage from the division point C of the output voltage V0. Due to the output voltage V0 at startup of the switching power supply is zero, the output of the error amplifier 2 will be high. And then the output of the error amplifier 2 will be inputted to the terminal “−” of PWM comparator 5 so as to be compared with the output of the sawtooth wave generator 4, as shown in FIG. 2.
  • FIG. 2 shows the waveforms outputted from the oscillator 3, the sawtooth wave generator 4, the PWM comparator 5, and the R-S flip-flop 6 (the waveforms at the points A, E, G, B of FIG. 1), and the output waveform F of the error amplifier 2 is shown in comparison to the output waveform (of point E) outputted from the sawtooth generator 4. When the waveform (at point F) outputted from the error amplifier 2 is higher than the waveform (of point E) outputted from the sawtooth wave generator 4, the voltage outputted from the PWM comparator 5 (of point G) is zero. Once the waveform outputted from the error amplifier 2 is lower than that of the sawtooth generator 4, the PWM comparator 5 will output a square wave. The waveform outputted from the R-S flip-flop 6 (at point B) is opposite to the waveform at point G, and the square wave outputted from the PWM comparator 5 will trigger the terminal “R” of the R-S flip-flop 6 to enable the output voltage of the R-S flip-flop 6 to be zero. When the voltage outputted from the PWM comparator 5 is zero, the oscillator 3 will trigger the terminal “S” of the R-S flip-flop 6, so that the voltage outputted from the R-S flip-flop 6 will be high. The high voltage outputted by the R-S flip-flop 6 will turn on the power MOS switch 7 through point B (as shown in FIG. 1), so as to charge the capacitor 10, and consequently the output voltage V0 will be increased. After the voltage from the division point C of the output voltage V0(as shown in FIG. 1) is fedback to the error amplifier 2, the output of the error amplifier 2 will be reduced. Despite the reduction of the output of the error amplifier 2, the oscillator 3 will output signals periodically, making the R-S flip-flop 6 generate output pulse, as the arrow indicated in FIG. 2. The output pulse enables the capacitor 6 to be recharged, leading to an overshoot of the output voltage V0, as indicated by the “before-modification line” in FIG. 3. As a result, an inrush current will be caused and will damage the circuit.
  • The present invention has arisen to mitigate and/or obviate the afore-described disadvantages.
    • SUMMARY OF THE INVENTION
  • The primary objective of the present invention is to provide a circuit for reducing inrush current generated during startup of a switching power supply, comprising: a reference voltage generator, an error amplifier, an oscillator, a sawtooth wave generator, a PWM comparator, an overshoot comparator, an AND gate, a R-S flip-flop, a power MOS switch, and a rectifying and filtering circuit, wherein the reference voltage generator generates a high reference voltage and a low reference voltage, the high reference voltage is inputted to the overshoot comparator, the low reference voltage is inputted to the error amplifier, meanwhile, the division voltage outputted from the rectifying and filtering circuit is fed back to the error amplifier and the overshoot comparator, output of the overshoot comparator and that of the R-S flip-flop are inputted to the AND gate, and then an output of the AND gate is inputted to the power MOS switch.
  • The present invention will become more obvious from the following description when taken in connection with the accompanying drawings, which show, for purpose of illustrations only, the preferred embodiment in accordance with the present invention.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a circuit diagram of a conventional switching power supply;
  • FIG. 2 shows the waveforms of the key circuit in the conventional switching power supply;
  • FIG. 3 shows the overshoot phenomenon caused at the startup of the conventional switching power supply;
  • FIG. 4 shows a circuit for reducing inrush current generated during startup of a switching power supply in accordance with the present invention;
  • FIG. 5 shows the waveforms of the key circuit for reducing inrush current generated during startup of a switching power supply in accordance with the present invention.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • Referring to FIG. 4, a circuit for reducing inrush current generated during startup of a switching power supply in accordance with an embodiment of the present invention is modified from the circuit in FIG. 1, and the differences of the circuit in FIG. 4 from that in FIG. 1 are indicated by the dotted line. The reference voltage generator 1 in this embodiment additionally generates another reference voltage Higher-vref, and an overshoot comparator 13 is added to this circuit. The reference voltage Higher-vref is inputted to the terminal “+” of the overshoot comparator 13, and the feedback voltage of the point C is inputted to the terminal “−” of the overshoot comparator 13. Besides, an AND gate 14 is added to the point B of the R-S flip-flop 6, so that the output of the overshoot comparator 13 and that of the R-S flip-flop 6 are inputted to the AND gate 14, while the output of the AND gate 14 is inputted to the gate of the power MOS switch 7.
  • The reference voltage Higher-vref is higher than the reference voltage FB-vref, during startup and before the whole loop is stabilized, the reference voltage Higher-vref is higher than the feedback voltage of the point C, and the output voltage (of point H) of the overshoot comparator 13 is a positive high voltage. Therefore, after the output of the overshoot comparator 13 and that of the R-S flip-flop 6 are inputted to the AND gate 14, the output voltage (at the point B) of the R-S flip-flop 6 can be unchangeably outputted from the AND gate 14 and inputted to the power MOS switch 7, as shown in FIG. 5. However, if the voltage V0 increases gradually, and the feedback voltage at point C also increases to or beyond the reference voltage Higher-vref, the output voltage of the overshoot comparator 13 will be changed to zero. This zero output voltage and the output voltage of the R-S flip-flop 6 will be inputted to the AND gate 14, so that the output of the R-S flip-flop 6 will be screened, and consequently, the power MOS switched 7 cannot be switched on, as shown in FIG. 5 and indicated by the wave at the point I of the AND gate 14, in which the arrow shows the screening effect. Hence, when the output voltage V0 increases to its maximum value, the AND gate 14 will stop outputting pulse, and the capacitor 10 is prevented from being recharged constantly, thus eliminating the overshoot of the output voltage V0, as indicated by the “after-modification line” in FIG. 3.
  • While we have shown and described various embodiments in accordance with the present invention, it should be clear to those skilled in the art that further embodiments may be made without departing from the scope of the present invention.

Claims (2)

1. A circuit for reducing inrush current generated during startup of a switching power supply, comprising:
a reference voltage generator;
an error amplifier;
an oscillator;
a sawtooth wave generator;
a PWM comparator;
an overshoot comparator;
an AND gate;
a R-S flip-flop;
a power MOS switch; and
a rectifying and filtering circuit,
wherein a division voltage outputted from the rectifying and filtering circuit is fed back to the error amplifier, and the reference voltage generator generates a high reference voltage and a low reference voltage the high reference voltage is inputted to the overshoot comparator, and the low reference voltage is inputted to the error amplifier, and
wherein the division voltage outputted from the rectifying and filtering circuit is fed back to the error amplifier and the overshoot comparator, an output of the overshoot comparator and an output of the R-S flip-flop are inputted to the AND gate, and an output of the AND gate is inputted to the power MOS switch.
2. (canceled)
US11/086,352 2005-03-23 2005-03-23 Circuit for reducing inrush current generated during startup of a switching power supply Expired - Fee Related US7123492B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/086,352 US7123492B1 (en) 2005-03-23 2005-03-23 Circuit for reducing inrush current generated during startup of a switching power supply

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/086,352 US7123492B1 (en) 2005-03-23 2005-03-23 Circuit for reducing inrush current generated during startup of a switching power supply

Publications (2)

Publication Number Publication Date
US20060215427A1 true US20060215427A1 (en) 2006-09-28
US7123492B1 US7123492B1 (en) 2006-10-17

Family

ID=37034960

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/086,352 Expired - Fee Related US7123492B1 (en) 2005-03-23 2005-03-23 Circuit for reducing inrush current generated during startup of a switching power supply

Country Status (1)

Country Link
US (1) US7123492B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090078045A1 (en) * 2006-11-27 2009-03-26 Seiko Epson Corporation Driver device, physical quantity measuring device, and electronic instrument
US20100315844A1 (en) * 2007-12-20 2010-12-16 Daniel Portisch Method for Operating a DC-DC Converter

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2071714B1 (en) * 2006-10-02 2012-03-28 Panasonic Corporation Dc/dc converter
CN101458901B (en) * 2007-12-12 2011-06-15 群康科技(深圳)有限公司 Power supply circuit for LCD
US8542506B2 (en) * 2009-11-16 2013-09-24 Middle Atlantic Products, Inc. Method and apparatus for controlling the power of a transformer using a soft start circuit

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6154375A (en) * 1999-10-08 2000-11-28 Philips Electronics North America Corporation Soft start scheme for resonant converters having variable frequency control
US6356063B1 (en) * 2000-11-07 2002-03-12 Linfinity Microelectronics Switching regulator with transient recovery circuit
US6531855B2 (en) * 2000-06-30 2003-03-11 Denso Corporation DC power supply with output voltage detection and control
US6624619B2 (en) * 2001-06-05 2003-09-23 Sharp Kabushiki Kaisha Stabilized power unit
US6922042B2 (en) * 2002-07-09 2005-07-26 Rohm Co., Ltd. DC/DC converter
US7002330B2 (en) * 2003-06-04 2006-02-21 Rohm Co., Ltd. Switching regulator

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6154375A (en) * 1999-10-08 2000-11-28 Philips Electronics North America Corporation Soft start scheme for resonant converters having variable frequency control
US6531855B2 (en) * 2000-06-30 2003-03-11 Denso Corporation DC power supply with output voltage detection and control
US6356063B1 (en) * 2000-11-07 2002-03-12 Linfinity Microelectronics Switching regulator with transient recovery circuit
US6624619B2 (en) * 2001-06-05 2003-09-23 Sharp Kabushiki Kaisha Stabilized power unit
US6922042B2 (en) * 2002-07-09 2005-07-26 Rohm Co., Ltd. DC/DC converter
US7002330B2 (en) * 2003-06-04 2006-02-21 Rohm Co., Ltd. Switching regulator

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090078045A1 (en) * 2006-11-27 2009-03-26 Seiko Epson Corporation Driver device, physical quantity measuring device, and electronic instrument
US7849746B2 (en) * 2006-11-27 2010-12-14 Seiko Epson Corporation Driver device, physical quantity measuring device, and electronic instrument
US20100315844A1 (en) * 2007-12-20 2010-12-16 Daniel Portisch Method for Operating a DC-DC Converter
AT506273B1 (en) * 2007-12-20 2012-03-15 Siemens Ag METHOD FOR OPERATING A SWITCHING TRANSFORMER
US8416589B2 (en) 2007-12-20 2013-04-09 Siemens Aktiengesellschaft Method for operating a DC-DC converter in current-mode control

Also Published As

Publication number Publication date
US7123492B1 (en) 2006-10-17

Similar Documents

Publication Publication Date Title
US10003265B2 (en) Switching power supply device
US7501805B2 (en) Circuit and method for soft start from a residual voltage
US6646426B2 (en) Current mode DC/DC regulator having function for detecting input and output of current and voltage
US6972548B2 (en) Pulse frequency modulated voltage regulator capable of prolonging a minimum off-time
JP5169135B2 (en) Switching power supply
US7723967B2 (en) Step-up converter having an improved dynamic response
WO2011039899A1 (en) Current drive circuit
US5914591A (en) Switching power supply
KR20060135559A (en) Switching control circuit and self-excited dc-dc converter
JP2010045947A (en) Abnormal-current preventive circuit for dc-dc converter
JP3691500B2 (en) Switching power supply
KR20090021672A (en) Power converter, power management circuit having the same, and method of power converting
JP2006136190A (en) Regulator, method and circuit for controlling it, and method of adjusting voltage impressed to load terminal
JP2006320042A (en) Boost converter
US20080310192A1 (en) Output power limit for a switching mode power converter by a current limit signal having a multi-slope waveform
JP2946091B2 (en) Switching regulator
JP2011004517A (en) Dc/dc converter and control method for the same
US7123492B1 (en) Circuit for reducing inrush current generated during startup of a switching power supply
KR102560435B1 (en) Switching regulator
US8643352B2 (en) Switching power supply control with reduced harmonic frequency fluctuations
KR20060050491A (en) Rare gas fluorescent lamp lighting apparatus
KR20040106310A (en) Line frequency switching regulator
CN108900082B (en) Switching power supply conversion system
WO2023032577A1 (en) Switching power supply device
JP2002051541A (en) Switching power supply device and semiconductor device for it

Legal Events

Date Code Title Description
AS Assignment

Owner name: PRINCETON TECHNOLOGY CORPORATION, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MA, TU-HSIEN;REEL/FRAME:016414/0984

Effective date: 20050314

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20181017