US20060192248A1 - Memory Device and Method of Manufacturing Including Deuterated Oxynitride Charge Trapping Structure - Google Patents
Memory Device and Method of Manufacturing Including Deuterated Oxynitride Charge Trapping Structure Download PDFInfo
- Publication number
- US20060192248A1 US20060192248A1 US11/379,355 US37935506A US2006192248A1 US 20060192248 A1 US20060192248 A1 US 20060192248A1 US 37935506 A US37935506 A US 37935506A US 2006192248 A1 US2006192248 A1 US 2006192248A1
- Authority
- US
- United States
- Prior art keywords
- dielectric layer
- charge trapping
- trapping structure
- hydrogen
- charge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title abstract description 15
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims abstract description 48
- 229910052739 hydrogen Inorganic materials 0.000 claims abstract description 36
- 239000001257 hydrogen Substances 0.000 claims abstract description 36
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims abstract description 32
- YZCKVEUIGOORGS-OUBTZVSYSA-N Deuterium Chemical compound [2H] YZCKVEUIGOORGS-OUBTZVSYSA-N 0.000 claims abstract description 29
- 229910052805 deuterium Inorganic materials 0.000 claims abstract description 29
- 229910052757 nitrogen Inorganic materials 0.000 claims abstract description 25
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 18
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 17
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 17
- 239000001301 oxygen Substances 0.000 claims abstract description 17
- 239000010703 silicon Substances 0.000 claims abstract description 17
- 239000000758 substrate Substances 0.000 claims description 13
- 238000000034 method Methods 0.000 abstract description 23
- 239000007789 gas Substances 0.000 abstract description 15
- 238000003860 storage Methods 0.000 abstract description 12
- 239000000376 reactant Substances 0.000 abstract description 9
- 239000000463 material Substances 0.000 abstract description 8
- 150000002431 hydrogen Chemical class 0.000 abstract description 4
- 230000015572 biosynthetic process Effects 0.000 description 10
- 230000014759 maintenance of location Effects 0.000 description 7
- 239000000203 mixture Substances 0.000 description 7
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 6
- 238000011065 in-situ storage Methods 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 6
- 238000007254 oxidation reaction Methods 0.000 description 6
- 238000006243 chemical reaction Methods 0.000 description 5
- 125000004435 hydrogen atom Chemical group [H]* 0.000 description 5
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- MWUXSHHQAYIFBG-UHFFFAOYSA-N Nitric oxide Chemical compound O=[N] MWUXSHHQAYIFBG-UHFFFAOYSA-N 0.000 description 3
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 3
- 229910021529 ammonia Inorganic materials 0.000 description 3
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 230000005641 tunneling Effects 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-O Ammonium Chemical compound [NH4+] QGZKDVFQNNGYKY-UHFFFAOYSA-O 0.000 description 2
- 229910020286 SiOxNy Inorganic materials 0.000 description 2
- -1 ammonium or ammonia Chemical compound 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000010348 incorporation Methods 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 125000004433 nitrogen atom Chemical group N* 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 208000031481 Pathologic Constriction Diseases 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 125000002887 hydroxy group Chemical group [H]O* 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 150000004756 silanes Chemical class 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 238000011282 treatment Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/954—Making oxide-nitride-oxide device
Definitions
- the present invention relates to nonvolatile memory devices and methods for manufacturing such devices.
- EEPROM and flash memory Electrically programmable and erasable nonvolatile memory technologies based on charge storage structures known as EEPROM and flash memory are used in a variety of modern applications. A number of memory cell structures are used for EEPROM and flash memory. As the dimensions of integrated circuits shrink, greater interest is arising for memory cell structures based on charge trapping dielectric layers, because of the scalability and simplicity of the manufacturing processes. Memory cell structures based on charge trapping dielectric layers include structures known by the industry names NROM, SONOS, and PHINES, for example. These memory cell structures store data by trapping charge in a charge trapping dielectric layer, such as silicon nitride. As negative charge is trapped, the threshold voltage of the memory cell increases. The threshold voltage of the memory cell is reduced by removing negative charge from the charge trapping layer.
- NROM devices use a relatively thick bottom oxide, e.g. greater than 3 nanometers, and typically about 5 to 9 nanometers, to prevent charge loss.
- a relatively thick bottom oxide e.g. greater than 3 nanometers, and typically about 5 to 9 nanometers, to prevent charge loss.
- band-to-band tunneling induced hot hole injection BTBTHH can be used to erase the cell.
- the hot hole injection causes oxide damage, leading to charge loss in the high threshold cell and charge gain in the low threshold cell.
- charge trapping memory devices capture electrons in a charge trapping layer in both shallow and deep energy levels. Electrons trapped in shallow levels tend to de-trap faster than those electrons in deeper energy level traps. The shallow level electrons are a significant source of charge retention problems. In order to to keep good charge retention, deeply trapped electrons are preferred.
- FIG. 1 provides a graphical representation of a typical memory cell based on charge trapping structures.
- the memory cell comprises a terminal 10 acting as a source, a terminal 11 acting as a drain and a channel region 12 in the substrate.
- a bottom dielectric layer 13 overlies the channel region 12 and portions of the source and drain terminals 10 , 11 .
- a charge trapping layer 14 overlies the bottom dielectric and a top dielectric 15 overlies the charge trapping layer 14 .
- a gate electrode comprising a polysilicon layer 16 and a silicide layer 17 lie over the top dielectric layer 15 .
- a small region of the bottom dielectric layer 13 , charge trapping layer 14 and top dielectric layer are expanded heuristically in the region 20 on the drawing.
- Silicon atoms are shown schematically with four lines representing the valence electrons normally available for bonding, including the three pronged lines coupled on one side of the Si symbols, with one prong on the other side. Most of the bonding sites are occupied in the top and bottom dielectrics by oxygen. However, some hydrogen atoms attach to dangling bonding sites in the lattice structure, becoming trapped hydrogen inclusions in the dielectric, illustrated by the H in a circle. In the charge trapping layer 14 , most of the bonding sites are occupied by nitrogen, with some hydrogen inclusions.
- the present invention provides a method for manufacturing a charge storage stack with improved data retention characteristics, applicable for use in very small memory devices.
- the method includes the formation of a stack including a bottom dielectric layer, a charge trapping structure on the bottom dielectric layer, and a top dielectric layer.
- the bottom dielectric layer, the charge trapping structure, and the top dielectric layer each comprise silicon oxynitride, and are formed using reactant gases that comprise hydrogen, where the hydrogen comprises at least 90 percent deuterium isotope.
- the bottom dielectric layer, charge trapping structure, and top dielectric layer include hydrogen inclusions which can be described for the purposes of description as being attached to dangling silicon bonding sites that result from manufacturing processes that include reaction gases comprising hydrogen.
- the bottom dielectric layer, charge trapping structure, and top dielectric layer each have respective relative concentrations of oxygen and nitrogen.
- the relative concentrations of nitrogen in the charge trapping structure is high enough for the material to act as a charge trapping structure with an energy gap that is lower than the energy gaps in the bottom dielectric layer and the top dielectric layer.
- the presence of oxygen in the charge trapping structure reduces the number of available dangling bonding sites, and thereby reduces the number of hydrogen inclusions in the structure.
- a combination of utilizing deuterium isotope in the reactant gases and silicon oxynitride as the charge trapping structure substantially reduces the number of hydrogen inclusions, and of those inclusions, reduces the number which are not deuterium isotope.
- the top and bottom dielectrics are formed in embodiments of the described process using radical oxidation processes that include in situ radical formation, such as in situ steam generation ISSG, resulting in high-quality ultrathin layers of oxide, including bottom dielectric layers less than 7 nanometers thick in some embodiments, and less than 3 nanometers thick in other embodiments.
- the layers of oxide can be treated with, or formed in the presence of, a nitrogen containing material.
- the nitrogen containing material comprises hydrogen in some embodiments, in which the hydrogen comprises at least 90 percent deuterium isotope.
- Use of nitrogen containing oxides in the bottom and top dielectric layers provides improved resistance to breakdown, including resistance to boron penetration which degrades device durability.
- the use of in situ radical oxidation processes, combined with deuterated reactant gas and nitrogen treatments in the top and bottom dielectric further enhances performance of the charge storage stack.
- a memory device comprises the terminal, such as a source or drain having a first conductivity type in a substrate, the region in the substrate adjacent the terminal having a second conductivity type, the bottom dielectric over portions of the terminal in the region, the charged storage structure on the bottom dielectric, and the top dielectric over the charged storage structure.
- the bottom dielectric layer, the charge trapping structure, and the top dielectric layer each comprise silicon oxynitride, and are formed using reactant gases that comprise hydrogen, where the hydrogen comprises at least 90 percent deuterium isotope.
- the bottom dielectric layer, charge trapping structure, and top dielectric layer include hydrogen inclusions which can be described for the purposes of description as being attached to dangling silicon bonding sites that result from manufacturing processes that include reaction gases comprising hydrogen.
- the bottom dielectric layer, charge trapping structure, and top dielectric layer each have respective relative concentrations of oxygen and nitrogen.
- the relative concentrations of nitrogen in the charge trapping structure is high enough for the material to act as a charge trapping structure with an energy gap that is lower at the interfaces between the layers in the stack, than the energy gaps at the interfaces in the bottom dielectric layer and in the top dielectric layer.
- FIG. 1 is a simplified diagram of a prior art memory device with hydrogen inclusions.
- FIG. 2 is a diagram of a memory device including a stack of silicon oxynitride layers with hydrogen inclusions that comprise deuterium isotope, configured as a charge storage device.
- FIG. 3 is a flowchart of a representative process for manufacturing a memory device like that shown in FIG. 2 .
- FIG. 4 is a flowchart of another representative process for manufacturing a memory device like that shown in FIG. 2 .
- FIGS. 2, 3 and 4 A detailed description of embodiments of the present invention is provided with reference to the FIGS. 2, 3 and 4 .
- FIG. 2 provides a graphical representation of a memory cell based on a charge storage stack comprising deuterated oxynitride layers.
- the memory cell comprises a terminal 50 acting as a source, a terminal 51 acting as a drain and a channel region 52 in the substrate.
- a bottom dielectric layer 53 overlies the channel region 52 and portions of the source and drain terminals 50 , 51 .
- a charge trapping layer 54 overlies the bottom dielectric and a top dielectric 55 overlies the charge trapping layer 54 .
- a gate electrode comprising a polysilicon layer 56 and a silicide layer 57 lie over the top dielectric layer 55 .
- a small region of the bottom dielectric layer 53 , charge trapping layer 54 and top dielectric layer are expanded heuristically in the region 60 on the drawing.
- Silicon atoms are shown schematically with four lines representing the valence electrons normally available for bonding, including the three pronged lines coupled on one side of the Si symbols, with one prong on the other side. Most of the bonding sites are occupied in the top and bottom dielectrics by oxygen, with a number of bonding sites occupied by nitrogen. However, some hydrogen atoms, consisting of deuterium isotope, attach to dangling bonding sites in the lattice structure, becoming trapped hydrogen inclusions in the dielectric, illustrated by the D in a circle. In the charge trapping layer 54 , most of the bonding sites are occupied by nitrogen, with a number of bonding sites occupied by oxygen.
- Some hydrogen inclusions that consist of deuterium isotope are trapped in the top and bottom dielectrics.
- the bottom dielectric layer, charge trapping structure, and top dielectric layer each have respective relative concentrations of oxygen and nitrogen.
- the ratio of concentrations of nitrogen to oxygen in the charge trapping structure is high enough for the material to act as a charge trapping stricture with an energy gap that is lower at the interfaces between the layers in the stack, than the energy gaps at the interfaces in the bottom dielectric layer and in the top dielectric layer.
- FIG. 3 is a simplified flow chart for a manufacturing process for a deuterated oxynitride charge storage stack.
- the flow chart begins with preparing the substrate for bottom oxide formation (block 100 ), according to well known procedures that depend on a particular manufacturing flow, including, for a couple of examples, definition of source and drain terminals, removal of sacrificial oxides, and other steps leading up to bottom oxide formation.
- the tunnel dielectric layer acting as the bottom dielectric in the charge storage stack is formed (block 101 ) using an in situ radical oxidation procedure such as in situ steam generation ISSG.
- Embodiments of bottom oxide formation processes include radical formation according to a formula D 2 +O 2 ->O*+OD*, caused by introducing a mixture of deuterium D 2 and oxygen O 2 into a reaction chamber under relatively low pressure (less than 100 torr for example) with a temperature at the substrate between about 850 and 1150 degrees C., where reactant oxygen O* and hydroxyl OD* radicals are formed, and react with the substrate to form high quality silicon oxide.
- the ratio of concentrations D 2 /(D 2 +O 2 ) can be in a range up to about 0.4, for a 40% D 2 concentration in the mixture.
- the reaction chamber comprises a rapid thermal process RTP type chamber, as applied for ISSG processes.
- the dielectric layer is annealed in the presence of a nitrogen source and a source of deuterium, such as ammonium or ammonia, where the hydrogen atoms consist essentially of deuterium isotope (block 102 ).
- a nitrogen source include N 2 and N 2 O.
- Alternative deuterium sources include D 2 .
- the annealing process results in incorporation of a relatively small concentration of nitrogen atoms in the bottom dielectric layer.
- the charge trapping layer comprises silicon oxynitride with a relatively high concentration of nitrogen.
- An approach to manufacturing the charge trapping layer includes introducing a mixture of reactant gases including nitrogen, silicon, oxygen and deuterium sources into chamber.
- the reactant gases include nitrogen oxide N 2 O, ammonia, and silane or a silane derivative at a relatively low pressure (e.g. less than 400 torr using a rapid thermal chemical vapor deposition CVD chamber or other single-wafer CVD chamber) at a temperature on the substrate of between about 650 and 850 degrees C.
- N 2 O+ND 3 +SiD 2 Cl 2 or SiD 4 yields SiO x N y +some bi-products in this environment.
- the gas flow ratio is adjusted to achieve the desired concentrations of Si, O and N in the oxynitride layer.
- concentration of nitrogen in the SiO x N y is significant, and in some embodiments y is much greater than x, so that the layer approaches a silicon nitride with some extra bonding sites consumed by oxygen, displacing potential sites for hydrogen inclusions.
- the top dielectric layer is formed in the next step (block 104 ) by in situ generated radical oxidation, as described above with respect to the bottom dielectric layer.
- the top dielectric layer is then annealed in the presence of nitrogen and deuterium (block 105 ) to form a top oxynitride. Processing is then finished (block 106 ), with subsequent layer and pattern operations forming the gates, metallization, and so on.
- FIG. 4 is a simplified flow chart for another manufacturing process for a deuterated oxynitride charge storage stack.
- the flow chart begins with preparing the substrate for bottom oxide formation (block 200 ), according to well known procedures that depend on a particular manufacturing flow, including, for a couple of examples, definition of source and drain terminals, removal of sacrificial oxides, and other steps leading up to bottom oxide formation.
- the tunnel dielectric layer acting as the bottom dielectric in the charge storage stack is formed (block 201 ) introducing a mixture of deuterium D 2 and oxygen O 2 into a furnace to form D 2 O with a temperature at the substrate sufficient to cause oxidation of the silicon to form high quality silicon oxide.
- the reaction chamber comprises a rapid thermal process RTP type chamber instead of a furnace.
- the dielectric layer is annealed in the presence of a nitrogen source and a source of deuterium, such as ammonium or ammonia, where the hydrogen atoms consist essentially of deuterium isotope (block 202 ).
- a nitrogen source include N 2 and N 2 O.
- Alternative deuterium sources include D 2 .
- the annealing process results in incorporation of a relatively small concentration of nitrogen atoms in the bottom dielectric layer.
- the charge trapping layer is formed (block 203 ), using processes described above with reference to step 103 of FIG. 3 .
- the charge trapping layer comprises silicon oxynitride with a relatively high concentration of nitrogen.
- the top dielectric layer is formed in the next step (block 204 ) by D 2 O oxidation of the silicon oxynitride charge trapping layer.
- the process applied is like that described above with respect to the bottom dielectric layer.
- the top dielectric layer is then annealed in the presence of nitrogen and deuterium (block 205 ) to form a top oxynitride. Processing is then finished (block 206 ), with subsequent layer and pattern operations forming the gates, metallization, and so on.
- the commercial gases SiD 4 , SiD 2 Cl 2 , ND 3 , or D 2 are considered almost “pure” deuterium.
- the hydrogen isotope is considered to be almost absent in the commercial gases.
- a silane mixture including for example, 10%, or less, SiH4 with at least 90% SiD 4 might be used, although greater purity of deuterium sources is desirable in other embodiments.
- the hydrogen in the reactant gases consists essentially of deuterium isotope
- the hydrogen in a gas mixture is considered to consist essentially of deuterium isotope, if hydrogen atoms in the gas mixture include at least 90% deuterium, with 10%, or less, other isotopes of hydrogen.
Abstract
A method for manufacturing a charge storage stack including a bottom dielectric layer, a charge trapping structure on the bottom dielectric layer, and a top dielectric layer, each comprising silicon oxynitride, are formed using reactant gases that comprise hydrogen, where the hydrogen comprises at least 90 percent deuterium isotope. The bottom dielectric layer, charge trapping structure, and top dielectric layer each have respective relative concentrations of oxygen and nitrogen. The relative concentration of nitrogen in the charge trapping structure is high enough for the material to act as a charge trapping structure with an energy gap that is lower than the energy gaps in the bottom dielectric layer and the top dielectric layer. The presence of oxygen in the charge trapping structure reduces the number of available dangling bonding sites, and thereby reduces the number of hydrogen inclusions in the structure.
Description
- The present application is a divisional of co-pending U.S. patent application Ser. No. 10/968,306 filed on 19 Oct. 2004, entitled Memory Device and Method of Manufacturing Including Deuterated Oxynitride Charge Trapping Structure.
- 1. Field of the Invention
- The present invention relates to nonvolatile memory devices and methods for manufacturing such devices.
- 2. Description of Related Art
- Electrically programmable and erasable nonvolatile memory technologies based on charge storage structures known as EEPROM and flash memory are used in a variety of modern applications. A number of memory cell structures are used for EEPROM and flash memory. As the dimensions of integrated circuits shrink, greater interest is arising for memory cell structures based on charge trapping dielectric layers, because of the scalability and simplicity of the manufacturing processes. Memory cell structures based on charge trapping dielectric layers include structures known by the industry names NROM, SONOS, and PHINES, for example. These memory cell structures store data by trapping charge in a charge trapping dielectric layer, such as silicon nitride. As negative charge is trapped, the threshold voltage of the memory cell increases. The threshold voltage of the memory cell is reduced by removing negative charge from the charge trapping layer.
- Conventional SONOS devices use ultra-thin bottom oxide, e.g. less than 3 nanometers, and a bias arrangement that causes direct tunneling for channel erase. Although the erase speed is fast using this technique, the charge retention is poor due to the charge leakage through ultra-thin bottom oxide.
- NROM devices use a relatively thick bottom oxide, e.g. greater than 3 nanometers, and typically about 5 to 9 nanometers, to prevent charge loss. Instead of direct tunneling, band-to-band tunneling induced hot hole injection BTBTHH can be used to erase the cell. However, the hot hole injection causes oxide damage, leading to charge loss in the high threshold cell and charge gain in the low threshold cell.
- In addition, charge trapping memory devices capture electrons in a charge trapping layer in both shallow and deep energy levels. Electrons trapped in shallow levels tend to de-trap faster than those electrons in deeper energy level traps. The shallow level electrons are a significant source of charge retention problems. In order to to keep good charge retention, deeply trapped electrons are preferred.
- For commercial products it is desirable for such devices to hold data for at least ten years without loss. However, leakage of trapped charge, from shallower and deeper traps both, occurs in such devices due to defects in the materials which accumulate over long use, or which are inherent in the structures. One known class of defects in charge trapping structures is hydrogen inclusions in dielectric layers and structures. The hydrogen inclusion occupies a weak bond in a silicon material, such as silicon dioxide and silicon nitride, and can dissociate from the lattice structure of the dielectric and become a charge carrier, which then can contribute to charge loss.
FIG. 1 provides a graphical representation of a typical memory cell based on charge trapping structures. The memory cell comprises aterminal 10 acting as a source, aterminal 11 acting as a drain and achannel region 12 in the substrate. A bottomdielectric layer 13 overlies thechannel region 12 and portions of the source anddrain terminals charge trapping layer 14 overlies the bottom dielectric and a top dielectric 15 overlies thecharge trapping layer 14. A gate electrode comprising apolysilicon layer 16 and asilicide layer 17 lie over the topdielectric layer 15. A small region of the bottomdielectric layer 13,charge trapping layer 14 and top dielectric layer are expanded heuristically in theregion 20 on the drawing. Silicon atoms are shown schematically with four lines representing the valence electrons normally available for bonding, including the three pronged lines coupled on one side of the Si symbols, with one prong on the other side. Most of the bonding sites are occupied in the top and bottom dielectrics by oxygen. However, some hydrogen atoms attach to dangling bonding sites in the lattice structure, becoming trapped hydrogen inclusions in the dielectric, illustrated by the H in a circle. In thecharge trapping layer 14, most of the bonding sites are occupied by nitrogen, with some hydrogen inclusions. - A number of investigators have looked at replacing hydrogen inclusions with deuterium isotopes of hydrogen, which form stronger bonds with silicon and do not dissociate and become charge carriers as easily. See for example U.S. Pat. No. 6,670,241 entitled SEMICONDUCTOR MEMORY WITH DEUTERATED MATERIALS, by Kamal et al. Kamal et al. suggests that the top and bottom oxides in an ONO charge trapping layer, as well as overlying structures such as polysilicon wordlines, and the silicon nitride charge trap, all of which contain silicon, can be “deuterated” to improve charge retention characteristics of the memory cell. (See, column 5, lines 56-61, and column 4, lines 43-52.) However, improved processes and structures are desirable which can be applied to very small devices, and achieve long retention times.
- The present invention provides a method for manufacturing a charge storage stack with improved data retention characteristics, applicable for use in very small memory devices. The method includes the formation of a stack including a bottom dielectric layer, a charge trapping structure on the bottom dielectric layer, and a top dielectric layer. The bottom dielectric layer, the charge trapping structure, and the top dielectric layer each comprise silicon oxynitride, and are formed using reactant gases that comprise hydrogen, where the hydrogen comprises at least 90 percent deuterium isotope. The bottom dielectric layer, charge trapping structure, and top dielectric layer include hydrogen inclusions which can be described for the purposes of description as being attached to dangling silicon bonding sites that result from manufacturing processes that include reaction gases comprising hydrogen. The bottom dielectric layer, charge trapping structure, and top dielectric layer each have respective relative concentrations of oxygen and nitrogen. The relative concentrations of nitrogen in the charge trapping structure is high enough for the material to act as a charge trapping structure with an energy gap that is lower than the energy gaps in the bottom dielectric layer and the top dielectric layer. The presence of oxygen in the charge trapping structure reduces the number of available dangling bonding sites, and thereby reduces the number of hydrogen inclusions in the structure. A combination of utilizing deuterium isotope in the reactant gases and silicon oxynitride as the charge trapping structure, substantially reduces the number of hydrogen inclusions, and of those inclusions, reduces the number which are not deuterium isotope.
- The top and bottom dielectrics are formed in embodiments of the described process using radical oxidation processes that include in situ radical formation, such as in situ steam generation ISSG, resulting in high-quality ultrathin layers of oxide, including bottom dielectric layers less than 7 nanometers thick in some embodiments, and less than 3 nanometers thick in other embodiments. The layers of oxide can be treated with, or formed in the presence of, a nitrogen containing material. The nitrogen containing material comprises hydrogen in some embodiments, in which the hydrogen comprises at least 90 percent deuterium isotope. Use of nitrogen containing oxides in the bottom and top dielectric layers provides improved resistance to breakdown, including resistance to boron penetration which degrades device durability. The use of in situ radical oxidation processes, combined with deuterated reactant gas and nitrogen treatments in the top and bottom dielectric further enhances performance of the charge storage stack.
- The technology described herein provides a new memory device with improved durability and charged retention characteristics. A memory device comprises the terminal, such as a source or drain having a first conductivity type in a substrate, the region in the substrate adjacent the terminal having a second conductivity type, the bottom dielectric over portions of the terminal in the region, the charged storage structure on the bottom dielectric, and the top dielectric over the charged storage structure. As mentioned above, the bottom dielectric layer, the charge trapping structure, and the top dielectric layer each comprise silicon oxynitride, and are formed using reactant gases that comprise hydrogen, where the hydrogen comprises at least 90 percent deuterium isotope. The bottom dielectric layer, charge trapping structure, and top dielectric layer include hydrogen inclusions which can be described for the purposes of description as being attached to dangling silicon bonding sites that result from manufacturing processes that include reaction gases comprising hydrogen. The bottom dielectric layer, charge trapping structure, and top dielectric layer each have respective relative concentrations of oxygen and nitrogen. The relative concentrations of nitrogen in the charge trapping structure is high enough for the material to act as a charge trapping structure with an energy gap that is lower at the interfaces between the layers in the stack, than the energy gaps at the interfaces in the bottom dielectric layer and in the top dielectric layer.
- Other aspects and advantages of the present invention can be seen on review of the drawings, the detailed description and the claims, which follow.
-
FIG. 1 is a simplified diagram of a prior art memory device with hydrogen inclusions. -
FIG. 2 is a diagram of a memory device including a stack of silicon oxynitride layers with hydrogen inclusions that comprise deuterium isotope, configured as a charge storage device. -
FIG. 3 is a flowchart of a representative process for manufacturing a memory device like that shown inFIG. 2 . -
FIG. 4 is a flowchart of another representative process for manufacturing a memory device like that shown inFIG. 2 . - A detailed description of embodiments of the present invention is provided with reference to the
FIGS. 2, 3 and 4. -
FIG. 2 provides a graphical representation of a memory cell based on a charge storage stack comprising deuterated oxynitride layers. The memory cell comprises a terminal 50 acting as a source, a terminal 51 acting as a drain and achannel region 52 in the substrate. Abottom dielectric layer 53 overlies thechannel region 52 and portions of the source anddrain terminals charge trapping layer 54 overlies the bottom dielectric and atop dielectric 55 overlies thecharge trapping layer 54. A gate electrode comprising apolysilicon layer 56 and asilicide layer 57 lie over thetop dielectric layer 55. A small region of thebottom dielectric layer 53,charge trapping layer 54 and top dielectric layer are expanded heuristically in theregion 60 on the drawing. Silicon atoms are shown schematically with four lines representing the valence electrons normally available for bonding, including the three pronged lines coupled on one side of the Si symbols, with one prong on the other side. Most of the bonding sites are occupied in the top and bottom dielectrics by oxygen, with a number of bonding sites occupied by nitrogen. However, some hydrogen atoms, consisting of deuterium isotope, attach to dangling bonding sites in the lattice structure, becoming trapped hydrogen inclusions in the dielectric, illustrated by the D in a circle. In thecharge trapping layer 54, most of the bonding sites are occupied by nitrogen, with a number of bonding sites occupied by oxygen. Some hydrogen inclusions that consist of deuterium isotope are trapped in the top and bottom dielectrics. The bottom dielectric layer, charge trapping structure, and top dielectric layer each have respective relative concentrations of oxygen and nitrogen. The ratio of concentrations of nitrogen to oxygen in the charge trapping structure is high enough for the material to act as a charge trapping stricture with an energy gap that is lower at the interfaces between the layers in the stack, than the energy gaps at the interfaces in the bottom dielectric layer and in the top dielectric layer. -
FIG. 3 is a simplified flow chart for a manufacturing process for a deuterated oxynitride charge storage stack. The flow chart begins with preparing the substrate for bottom oxide formation (block 100), according to well known procedures that depend on a particular manufacturing flow, including, for a couple of examples, definition of source and drain terminals, removal of sacrificial oxides, and other steps leading up to bottom oxide formation. Next the tunnel dielectric layer acting as the bottom dielectric in the charge storage stack is formed (block 101) using an in situ radical oxidation procedure such as in situ steam generation ISSG. Embodiments of bottom oxide formation processes include radical formation according to a formula D2+O2->O*+OD*, caused by introducing a mixture of deuterium D2 and oxygen O2 into a reaction chamber under relatively low pressure (less than 100 torr for example) with a temperature at the substrate between about 850 and 1150 degrees C., where reactant oxygen O* and hydroxyl OD* radicals are formed, and react with the substrate to form high quality silicon oxide. The ratio of concentrations D2/(D2+O2) can be in a range up to about 0.4, for a 40% D2 concentration in the mixture. In one embodiment the reaction chamber comprises a rapid thermal process RTP type chamber, as applied for ISSG processes. - After bottom oxide formation, the dielectric layer is annealed in the presence of a nitrogen source and a source of deuterium, such as ammonium or ammonia, where the hydrogen atoms consist essentially of deuterium isotope (block 102). Alternative nitrogen sources include N2 and N2O. Alternative deuterium sources include D2. The annealing process results in incorporation of a relatively small concentration of nitrogen atoms in the bottom dielectric layer.
- Next, the charge trapping layer is formed (block 103). The charge trapping layer comprises silicon oxynitride with a relatively high concentration of nitrogen. An approach to manufacturing the charge trapping layer includes introducing a mixture of reactant gases including nitrogen, silicon, oxygen and deuterium sources into chamber. In one example the reactant gases include nitrogen oxide N2O, ammonia, and silane or a silane derivative at a relatively low pressure (e.g. less than 400 torr using a rapid thermal chemical vapor deposition CVD chamber or other single-wafer CVD chamber) at a temperature on the substrate of between about 650 and 850 degrees C. For example, N2O+ND3+SiD2Cl2 or SiD4 yields SiOxNy+some bi-products in this environment. The gas flow ratio is adjusted to achieve the desired concentrations of Si, O and N in the oxynitride layer. To act as a charge trapping layer the concentration of nitrogen in the SiOxNy is significant, and in some embodiments y is much greater than x, so that the layer approaches a silicon nitride with some extra bonding sites consumed by oxygen, displacing potential sites for hydrogen inclusions.
- The top dielectric layer is formed in the next step (block 104) by in situ generated radical oxidation, as described above with respect to the bottom dielectric layer. The top dielectric layer is then annealed in the presence of nitrogen and deuterium (block 105) to form a top oxynitride. Processing is then finished (block 106), with subsequent layer and pattern operations forming the gates, metallization, and so on.
-
FIG. 4 is a simplified flow chart for another manufacturing process for a deuterated oxynitride charge storage stack. The flow chart begins with preparing the substrate for bottom oxide formation (block 200), according to well known procedures that depend on a particular manufacturing flow, including, for a couple of examples, definition of source and drain terminals, removal of sacrificial oxides, and other steps leading up to bottom oxide formation. Next the tunnel dielectric layer acting as the bottom dielectric in the charge storage stack is formed (block 201) introducing a mixture of deuterium D2 and oxygen O2 into a furnace to form D2O with a temperature at the substrate sufficient to cause oxidation of the silicon to form high quality silicon oxide. In one embodiment the reaction chamber comprises a rapid thermal process RTP type chamber instead of a furnace. - After bottom oxide formation, the dielectric layer is annealed in the presence of a nitrogen source and a source of deuterium, such as ammonium or ammonia, where the hydrogen atoms consist essentially of deuterium isotope (block 202). Alternative nitrogen sources include N2 and N2O. Alternative deuterium sources include D2. The annealing process results in incorporation of a relatively small concentration of nitrogen atoms in the bottom dielectric layer.
- Next, the charge trapping layer is formed (block 203), using processes described above with reference to step 103 of
FIG. 3 . The charge trapping layer comprises silicon oxynitride with a relatively high concentration of nitrogen. - The top dielectric layer is formed in the next step (block 204) by D2O oxidation of the silicon oxynitride charge trapping layer. The process applied is like that described above with respect to the bottom dielectric layer. The top dielectric layer is then annealed in the presence of nitrogen and deuterium (block 205) to form a top oxynitride. Processing is then finished (block 206), with subsequent layer and pattern operations forming the gates, metallization, and so on.
- The commercial gases SiD4, SiD2Cl2, ND3, or D2 are considered almost “pure” deuterium. Thus, the hydrogen isotope is considered to be almost absent in the commercial gases. In embodiments of the processes described herein, a silane mixture including for example, 10%, or less, SiH4 with at least 90% SiD4 might be used, although greater purity of deuterium sources is desirable in other embodiments. For the purpose of this description, the hydrogen in the reactant gases consists essentially of deuterium isotope, the hydrogen in a gas mixture is considered to consist essentially of deuterium isotope, if hydrogen atoms in the gas mixture include at least 90% deuterium, with 10%, or less, other isotopes of hydrogen.
- While the present invention is disclosed by reference to the preferred embodiments and examples detailed above, it is to be understood that these examples are intended in an illustrative rather than in a limiting sense. It is contemplated that modifications and combinations will readily occur to those skilled in the art, which modifications and combinations will be within the spirit of the invention and the scope of the following claims.
Claims (2)
1. A memory device comprising:
a substrate;
a terminal in the substrate having a first conductivity type;
a region in the substrate having a second conductivity type adjacent to the terminal region;
a bottom dielectric layer over portions of the region and the terminal, the bottom dielectric layer comprising silicon oxynitride with hydrogen inclusions, wherein said hydrogen inclusions comprise at least 90% deuterium isotope;
a charge trapping structure on the bottom dielectric layer, the charge trapping structure comprising silicon oxynitride with hydrogen inclusions, wherein said hydrogen inclusions comprise at least 90% deuterium isotope;
a top dielectric layer on the charge trapping structure, the bottom dielectric layer comprising silicon oxynitride with hydrogen inclusions, wherein said hydrogen inclusions comprise at least 90% deuterium isotope; and
a gate terminal on the top dielectric layer.
2. The device of claim 1 , wherein the charge trapping structure has a sufficient concentration of nitrogen relative to oxygen to act as a charge trapping structure, and the bottom dielectric and top dielectric layers have respective concentrations of nitrogen relative to oxygen that are less than said sufficient concentration.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/379,355 US20060192248A1 (en) | 2004-10-19 | 2006-04-19 | Memory Device and Method of Manufacturing Including Deuterated Oxynitride Charge Trapping Structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/968,306 US7060594B2 (en) | 2004-10-19 | 2004-10-19 | Memory device and method of manufacturing including deuterated oxynitride charge trapping structure |
US11/379,355 US20060192248A1 (en) | 2004-10-19 | 2006-04-19 | Memory Device and Method of Manufacturing Including Deuterated Oxynitride Charge Trapping Structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/968,306 Division US7060594B2 (en) | 2004-10-19 | 2004-10-19 | Memory device and method of manufacturing including deuterated oxynitride charge trapping structure |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060192248A1 true US20060192248A1 (en) | 2006-08-31 |
Family
ID=36181310
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/968,306 Active US7060594B2 (en) | 2004-10-19 | 2004-10-19 | Memory device and method of manufacturing including deuterated oxynitride charge trapping structure |
US11/379,355 Abandoned US20060192248A1 (en) | 2004-10-19 | 2006-04-19 | Memory Device and Method of Manufacturing Including Deuterated Oxynitride Charge Trapping Structure |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/968,306 Active US7060594B2 (en) | 2004-10-19 | 2004-10-19 | Memory device and method of manufacturing including deuterated oxynitride charge trapping structure |
Country Status (2)
Country | Link |
---|---|
US (2) | US7060594B2 (en) |
CN (1) | CN100411148C (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070207627A1 (en) * | 2006-03-01 | 2007-09-06 | Promos Technologies Pte. Ltd. | Reducing nitrogen concentration with in-situ steam generation |
US20080290400A1 (en) * | 2007-05-25 | 2008-11-27 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US20080290399A1 (en) * | 2007-05-25 | 2008-11-27 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region |
US20090243001A1 (en) * | 2008-03-31 | 2009-10-01 | Krishnaswamy Ramkumar | Sequential deposition and anneal of a dielectic layer in a charge trapping memory device |
US20110039418A1 (en) * | 2008-02-08 | 2011-02-17 | Tokyo Electron Limited | Method for insulating film formation, storage medium from which information is readable with computer, and treatment system |
US8643124B2 (en) | 2007-05-25 | 2014-02-04 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US8685813B2 (en) | 2012-02-15 | 2014-04-01 | Cypress Semiconductor Corporation | Method of integrating a charge-trapping gate stack into a CMOS flow |
US8940645B2 (en) | 2007-05-25 | 2015-01-27 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US9064898B2 (en) | 2010-03-26 | 2015-06-23 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US9281500B2 (en) * | 2014-06-30 | 2016-03-08 | Shanghai Tianma AM-OLED Co., Ltd. | Organic light emitting film package structure, device, apparatus, and fabrication thereof |
US9299568B2 (en) | 2007-05-25 | 2016-03-29 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US9355849B1 (en) | 2007-05-25 | 2016-05-31 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US9716153B2 (en) | 2007-05-25 | 2017-07-25 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region |
US9929240B2 (en) | 2007-05-25 | 2018-03-27 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US10374067B2 (en) | 2007-05-25 | 2019-08-06 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10615289B2 (en) | 2007-12-12 | 2020-04-07 | Longitude Flash Memory Solutions Ltd. | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7479425B2 (en) * | 2005-01-20 | 2009-01-20 | Chartered Semiconductor Manufacturing, Ltd | Method for forming high-K charge storage device |
US20060275975A1 (en) * | 2005-06-01 | 2006-12-07 | Matt Yeh | Nitridated gate dielectric layer |
US8803217B2 (en) * | 2007-03-13 | 2014-08-12 | Freescale Semiconductor, Inc. | Process of forming an electronic device including a control gate electrode, a semiconductor layer, and a select gate electrode |
US8536640B2 (en) * | 2007-07-20 | 2013-09-17 | Cypress Semiconductor Corporation | Deuterated film encapsulation of nonvolatile charge trap memory device |
US7772072B2 (en) * | 2007-08-28 | 2010-08-10 | Macronix International Co., Ltd. | Method for manufacturing non-volatile memory |
US20090061608A1 (en) * | 2007-08-29 | 2009-03-05 | Merchant Tushar P | Method of forming a semiconductor device having a silicon dioxide layer |
US8222688B1 (en) | 2009-04-24 | 2012-07-17 | Cypress Semiconductor Corporation | SONOS stack with split nitride memory layer |
US8710578B2 (en) | 2009-04-24 | 2014-04-29 | Cypress Semiconductor Corporation | SONOS stack with split nitride memory layer |
WO2011132548A1 (en) * | 2010-04-23 | 2011-10-27 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
CN102486999A (en) * | 2010-12-01 | 2012-06-06 | 中芯国际集成电路制造(北京)有限公司 | Forming method of grid oxidation layer |
CN102569051A (en) * | 2011-09-08 | 2012-07-11 | 上海华力微电子有限公司 | Method for depositing tunneling oxide layer of silicon-silicon oxide-silicon nitride-silicon oxide-silicon (SONOS) memory |
CN102522332B (en) * | 2011-12-22 | 2016-03-02 | 上海华虹宏力半导体制造有限公司 | ONO structure and preparation method thereof, memory and preparation method thereof |
CN104769724B (en) * | 2012-07-01 | 2018-09-18 | 赛普拉斯半导体公司 | Memory transistor with multiple charge storage layers |
JP6420614B2 (en) * | 2014-09-30 | 2018-11-07 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP2018157035A (en) * | 2017-03-16 | 2018-10-04 | 東芝メモリ株式会社 | Semiconductor device and manufacturing method of the same |
US20220262919A1 (en) * | 2021-02-16 | 2022-08-18 | Micron Technology, Inc. | Methods of forming an electronic device comprising deuterium-containing dielectric materials and related electronic devices and systems |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5885870A (en) * | 1995-11-03 | 1999-03-23 | Motorola, Inc. | Method for forming a semiconductor device having a nitrided oxide dielectric layer |
US5972765A (en) * | 1997-07-16 | 1999-10-26 | International Business Machines Corporation | Use of deuterated materials in semiconductor processing |
US6114258A (en) * | 1998-10-19 | 2000-09-05 | Applied Materials, Inc. | Method of oxidizing a substrate in the presence of nitride and oxynitride films |
US6159866A (en) * | 1998-03-02 | 2000-12-12 | Applied Materials, Inc. | Method for insitu vapor generation for forming an oxide on a substrate |
US6218245B1 (en) * | 1998-11-24 | 2001-04-17 | Advanced Micro Devices, Inc. | Method for fabricating a high-density and high-reliability EEPROM device |
US6221705B1 (en) * | 1997-07-28 | 2001-04-24 | Texas Instruments Incorporated | Method for improving performance and reliability of MOS technologies and data retention characteristics of flash memory cells |
US6228779B1 (en) * | 1998-11-06 | 2001-05-08 | Novellus Systems, Inc. | Ultra thin oxynitride and nitride/oxide stacked gate dielectrics fabricated by high pressure technology |
US6380033B1 (en) * | 1999-09-20 | 2002-04-30 | Advanced Micro Devices, Inc. | Process to improve read disturb for NAND flash memory devices |
US6413881B1 (en) * | 2000-03-09 | 2002-07-02 | Lsi Logic Corporation | Process for forming thin gate oxide with enhanced reliability by nitridation of upper surface of gate of oxide to form barrier of nitrogen atoms in upper surface region of gate oxide, and resulting product |
US6417570B1 (en) * | 1999-01-14 | 2002-07-09 | Agere Systems Guardian Corporation | Layered dielectric film structure suitable for gate dielectric application in sub-0.25 μm technologies |
US6559007B1 (en) * | 2000-04-06 | 2003-05-06 | Micron Technology, Inc. | Method for forming flash memory device having a tunnel dielectric comprising nitrided oxide |
US6661065B2 (en) * | 2000-09-01 | 2003-12-09 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and SOI substrate |
US6670241B1 (en) * | 2002-04-22 | 2003-12-30 | Advanced Micro Devices, Inc. | Semiconductor memory with deuterated materials |
US6674151B1 (en) * | 1999-01-14 | 2004-01-06 | Agere Systems Inc. | Deuterium passivated semiconductor device having enhanced immunity to hot carrier effects |
US6677213B1 (en) * | 2002-03-08 | 2004-01-13 | Cypress Semiconductor Corp. | SONOS structure including a deuterated oxide-silicon interface and method for making the same |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6534809B2 (en) * | 1999-12-22 | 2003-03-18 | Agilent Technologies, Inc. | Hardmask designs for dry etching FeRAM capacitor stacks |
-
2004
- 2004-10-19 US US10/968,306 patent/US7060594B2/en active Active
-
2005
- 2005-02-28 CN CNB2005100511370A patent/CN100411148C/en not_active Expired - Fee Related
-
2006
- 2006-04-19 US US11/379,355 patent/US20060192248A1/en not_active Abandoned
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5885870A (en) * | 1995-11-03 | 1999-03-23 | Motorola, Inc. | Method for forming a semiconductor device having a nitrided oxide dielectric layer |
US5972765A (en) * | 1997-07-16 | 1999-10-26 | International Business Machines Corporation | Use of deuterated materials in semiconductor processing |
US6221705B1 (en) * | 1997-07-28 | 2001-04-24 | Texas Instruments Incorporated | Method for improving performance and reliability of MOS technologies and data retention characteristics of flash memory cells |
US6159866A (en) * | 1998-03-02 | 2000-12-12 | Applied Materials, Inc. | Method for insitu vapor generation for forming an oxide on a substrate |
US6114258A (en) * | 1998-10-19 | 2000-09-05 | Applied Materials, Inc. | Method of oxidizing a substrate in the presence of nitride and oxynitride films |
US6228779B1 (en) * | 1998-11-06 | 2001-05-08 | Novellus Systems, Inc. | Ultra thin oxynitride and nitride/oxide stacked gate dielectrics fabricated by high pressure technology |
US6218245B1 (en) * | 1998-11-24 | 2001-04-17 | Advanced Micro Devices, Inc. | Method for fabricating a high-density and high-reliability EEPROM device |
US6417570B1 (en) * | 1999-01-14 | 2002-07-09 | Agere Systems Guardian Corporation | Layered dielectric film structure suitable for gate dielectric application in sub-0.25 μm technologies |
US6674151B1 (en) * | 1999-01-14 | 2004-01-06 | Agere Systems Inc. | Deuterium passivated semiconductor device having enhanced immunity to hot carrier effects |
US6380033B1 (en) * | 1999-09-20 | 2002-04-30 | Advanced Micro Devices, Inc. | Process to improve read disturb for NAND flash memory devices |
US6413881B1 (en) * | 2000-03-09 | 2002-07-02 | Lsi Logic Corporation | Process for forming thin gate oxide with enhanced reliability by nitridation of upper surface of gate of oxide to form barrier of nitrogen atoms in upper surface region of gate oxide, and resulting product |
US6559007B1 (en) * | 2000-04-06 | 2003-05-06 | Micron Technology, Inc. | Method for forming flash memory device having a tunnel dielectric comprising nitrided oxide |
US6661065B2 (en) * | 2000-09-01 | 2003-12-09 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and SOI substrate |
US6677213B1 (en) * | 2002-03-08 | 2004-01-13 | Cypress Semiconductor Corp. | SONOS structure including a deuterated oxide-silicon interface and method for making the same |
US6670241B1 (en) * | 2002-04-22 | 2003-12-30 | Advanced Micro Devices, Inc. | Semiconductor memory with deuterated materials |
Cited By (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070207627A1 (en) * | 2006-03-01 | 2007-09-06 | Promos Technologies Pte. Ltd. | Reducing nitrogen concentration with in-situ steam generation |
US20080132086A1 (en) * | 2006-03-01 | 2008-06-05 | Zhong Dong | Reducing nitrogen concentration with in-situ steam generation |
US7387972B2 (en) * | 2006-03-01 | 2008-06-17 | Promos Technologies Pte. Ltd. | Reducing nitrogen concentration with in-situ steam generation |
US10446656B2 (en) | 2007-05-25 | 2019-10-15 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US8614124B2 (en) | 2007-05-25 | 2013-12-24 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US9929240B2 (en) | 2007-05-25 | 2018-03-27 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US11784243B2 (en) | 2007-05-25 | 2023-10-10 | Longitude Flash Memory Solutions Ltd | Oxide-nitride-oxide stack having multiple oxynitride layers |
US11721733B2 (en) | 2007-05-25 | 2023-08-08 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US11456365B2 (en) | 2007-05-25 | 2022-09-27 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US11222965B2 (en) | 2007-05-25 | 2022-01-11 | Longitude Flash Memory Solutions Ltd | Oxide-nitride-oxide stack having multiple oxynitride layers |
US9741803B2 (en) | 2007-05-25 | 2017-08-22 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region |
US8643124B2 (en) | 2007-05-25 | 2014-02-04 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US8680601B2 (en) * | 2007-05-25 | 2014-03-25 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region |
US11056565B2 (en) | 2007-05-25 | 2021-07-06 | Longitude Flash Memory Solutions Ltd. | Flash memory device and method |
US20140264550A1 (en) * | 2007-05-25 | 2014-09-18 | Cypress Semiconductor Corporation | Nonvolatile Charge Trap Memory Device Having a Deuterated Layer in a Multi-Layer Charge-Trapping Region |
US9716153B2 (en) | 2007-05-25 | 2017-07-25 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region |
US10903068B2 (en) | 2007-05-25 | 2021-01-26 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US20150187960A1 (en) | 2007-05-25 | 2015-07-02 | Cypress Semiconductor Corporation | Radical Oxidation Process For Fabricating A Nonvolatile Charge Trap Memory Device |
US10903342B2 (en) | 2007-05-25 | 2021-01-26 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US9299568B2 (en) | 2007-05-25 | 2016-03-29 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US9349877B1 (en) | 2007-05-25 | 2016-05-24 | Cypress Semiconductor Corporation | Nitridation oxidation of tunneling layer for improved SONOS speed and retention |
US9355849B1 (en) | 2007-05-25 | 2016-05-31 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10896973B2 (en) | 2007-05-25 | 2021-01-19 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US8940645B2 (en) | 2007-05-25 | 2015-01-27 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US20080290399A1 (en) * | 2007-05-25 | 2008-11-27 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region |
WO2008147385A1 (en) * | 2007-05-25 | 2008-12-04 | Cypress Semiconductro Corporation | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region |
US10699901B2 (en) | 2007-05-25 | 2020-06-30 | Longitude Flash Memory Solutions Ltd. | SONOS ONO stack scaling |
US9997641B2 (en) | 2007-05-25 | 2018-06-12 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US10079314B2 (en) * | 2007-05-25 | 2018-09-18 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region |
US10263087B2 (en) | 2007-05-25 | 2019-04-16 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region |
US10304968B2 (en) | 2007-05-25 | 2019-05-28 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US10312336B2 (en) | 2007-05-25 | 2019-06-04 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US10374067B2 (en) | 2007-05-25 | 2019-08-06 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US20080290400A1 (en) * | 2007-05-25 | 2008-11-27 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US10593812B2 (en) | 2007-05-25 | 2020-03-17 | Longitude Flash Memory Solutions Ltd. | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US10615289B2 (en) | 2007-12-12 | 2020-04-07 | Longitude Flash Memory Solutions Ltd. | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US8034179B2 (en) * | 2008-02-08 | 2011-10-11 | Tokyo Electron Limited | Method for insulating film formation, storage medium from which information is readable with computer, and processing system |
US20110039418A1 (en) * | 2008-02-08 | 2011-02-17 | Tokyo Electron Limited | Method for insulating film formation, storage medium from which information is readable with computer, and treatment system |
US8088683B2 (en) | 2008-03-31 | 2012-01-03 | Cypress Semiconductor Corporation | Sequential deposition and anneal of a dielectic layer in a charge trapping memory device |
US20090243001A1 (en) * | 2008-03-31 | 2009-10-01 | Krishnaswamy Ramkumar | Sequential deposition and anneal of a dielectic layer in a charge trapping memory device |
US9954084B2 (en) | 2010-03-26 | 2018-04-24 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US9406786B2 (en) | 2010-03-26 | 2016-08-02 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US9064898B2 (en) | 2010-03-26 | 2015-06-23 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US8685813B2 (en) | 2012-02-15 | 2014-04-01 | Cypress Semiconductor Corporation | Method of integrating a charge-trapping gate stack into a CMOS flow |
US9281500B2 (en) * | 2014-06-30 | 2016-03-08 | Shanghai Tianma AM-OLED Co., Ltd. | Organic light emitting film package structure, device, apparatus, and fabrication thereof |
Also Published As
Publication number | Publication date |
---|---|
CN100411148C (en) | 2008-08-13 |
US20060084242A1 (en) | 2006-04-20 |
US7060594B2 (en) | 2006-06-13 |
CN1763930A (en) | 2006-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7060594B2 (en) | Memory device and method of manufacturing including deuterated oxynitride charge trapping structure | |
US8643124B2 (en) | Oxide-nitride-oxide stack having multiple oxynitride layers | |
US7405125B2 (en) | Tunnel oxynitride in flash memories | |
US9553175B2 (en) | SONOS type stacks for nonvolatile charge trap memory devices and methods to form the same | |
TW561513B (en) | Semiconductor device and method of manufacturing the same | |
US7479425B2 (en) | Method for forming high-K charge storage device | |
US8125012B2 (en) | Non-volatile memory device with a silicon nitride charge holding film having an excess of silicon | |
US6222766B1 (en) | EEPROM memory cell and method of fabricating the same | |
US7374997B2 (en) | Method of manufacturing flash memory device | |
US20090273021A1 (en) | Semiconductor device and method for manufacturing the same | |
JP2008277530A (en) | Nonvolatile semiconductor memory device | |
US20110163368A1 (en) | Semiconductor Memory Device and Manufacturing Method Thereof | |
JP4792620B2 (en) | Nonvolatile semiconductor memory device and manufacturing method thereof | |
US20100123183A1 (en) | Non-volatile semiconductor memory device and method of fabricating the same | |
US20130075804A1 (en) | High density semiconductor memory device and method for manufacturing the same | |
CN101494172B (en) | Semiconductor device and method for manufacturing the same | |
JP2002261175A (en) | Nonvolatile semiconductor memory and its manufacturing method | |
US20020168869A1 (en) | Method for fabricating an ONO layer | |
KR100336230B1 (en) | Increased cycle specification for floating-gate and method of manufacture thereof | |
Roizin et al. | ONO structures and oxynitrides in modern microelectronics: material science, characterization and application | |
JP5089891B2 (en) | Method for manufacturing nonvolatile memory element | |
KR100685742B1 (en) | Non-volatile memory device and Method of manufacturing the same | |
US20090068850A1 (en) | Method of Fabricating Flash Memory Device | |
JP5960724B2 (en) | Oxide-nitride-oxide stack having multilayer oxynitride layer | |
JPH0794605A (en) | Nonvolatile semiconductor memory device and formation thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |