US20060182966A1 - Silicon nano wire having a silicon-nitride shell and method of manufacturing the same - Google Patents

Silicon nano wire having a silicon-nitride shell and method of manufacturing the same Download PDF

Info

Publication number
US20060182966A1
US20060182966A1 US11/349,250 US34925006A US2006182966A1 US 20060182966 A1 US20060182966 A1 US 20060182966A1 US 34925006 A US34925006 A US 34925006A US 2006182966 A1 US2006182966 A1 US 2006182966A1
Authority
US
United States
Prior art keywords
silicon
nano wire
shell
silicon nano
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/349,250
Inventor
Eun-kyung Lee
Byoung-Iyong Choi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHOI, BYOUNG-LYONG, LEE, EUN-KYUNG
Publication of US20060182966A1 publication Critical patent/US20060182966A1/en
Priority to US12/421,662 priority Critical patent/US20090197416A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02Elements
    • C30B29/06Silicon
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82BNANOSTRUCTURES FORMED BY MANIPULATION OF INDIVIDUAL ATOMS, MOLECULES, OR LIMITED COLLECTIONS OF ATOMS OR MOLECULES AS DISCRETE UNITS; MANUFACTURE OR TREATMENT THEREOF
    • B82B1/00Nanostructures formed by manipulation of individual atoms or molecules, or limited collections of atoms or molecules as discrete units
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82BNANOSTRUCTURES FORMED BY MANIPULATION OF INDIVIDUAL ATOMS, MOLECULES, OR LIMITED COLLECTIONS OF ATOMS OR MOLECULES AS DISCRETE UNITS; MANUFACTURE OR TREATMENT THEREOF
    • B82B3/00Manufacture or treatment of nanostructures by manipulation of individual atoms or molecules, or limited collections of atoms or molecules as discrete units
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y30/00Nanotechnology for materials or surface science, e.g. nanocomposites
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B11/00Single-crystal growth by normal freezing or freezing under temperature gradient, e.g. Bridgman-Stockbarger method
    • C30B11/04Single-crystal growth by normal freezing or freezing under temperature gradient, e.g. Bridgman-Stockbarger method adding crystallising materials or reactants forming it in situ to the melt
    • C30B11/08Single-crystal growth by normal freezing or freezing under temperature gradient, e.g. Bridgman-Stockbarger method adding crystallising materials or reactants forming it in situ to the melt every component of the crystal composition being added during the crystallisation
    • C30B11/12Vaporous components, e.g. vapour-liquid-solid-growth
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/60Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape characterised by shape
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y20/00Nanooptics, e.g. quantum optics or photonic crystals
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/29Coated or structually defined flake, particle, cell, strand, strand portion, rod, filament, macroscopic fiber or mass thereof
    • Y10T428/2913Rod, strand, filament or fiber
    • Y10T428/2933Coated or with bond, impregnation or core

Definitions

  • the present disclosure relates to a silicon nano wire, and more particularly, to a silicon nano wire having a silicon-nitride shell and a method of manufacturing the same.
  • Nano structures are made from inorganic materials, such as single component semiconductors (Si, Ge, and B), III-V group compound semiconductors (GaN, GaAs, GaP, InP, and InAs), II-Vi group compound semiconductors (ZnS, ZnSe, CdS, and CdSe), and oxides (ZnO, MgO, and SiO 2 ).
  • Si single component semiconductors
  • Ge and B
  • III-V group compound semiconductors GaN, GaAs, GaP, InP, and InAs
  • II-Vi group compound semiconductors ZnS, ZnSe, CdS, and CdSe
  • oxides ZnO, MgO, and SiO 2
  • FIG. 1A is a schematic drawing of a silicon nano wire formed by the VLS mechanism.
  • Silicon nano wires 100 are formed by supplying vapor state silicon to an interface between a catalyst metal 40 and a silicon substrate 200 , and a native oxide is formed on the surface of the silicon nano wires 100 .
  • a structure of silicon nano wires 100 having a silicon core part 20 and a silicon oxide shell part 30 is provided.
  • the silicon nano wires 100 can be grown by a solid-liquid-solid (SLS) mechanism from the silicon substrate 200 without an additional silicon source, using a catalyst such as Ni or Fe.
  • FIG. 1B is a schematic drawing of silicon nano wires 100 formed by the SLS mechanism.
  • the silicon nano wires 100 are formed on the upper surfaces of catalyst metals 42 , and as in FIG. 1A , a structure of silicon nano wires 100 each having the silicon core unit 20 and the silicon oxide shell part 30 is provided by forming the native oxide layer on the surfaces of the silicon nano wires 100 .
  • the silicon nano wires 100 can be employed in various fields with the development of practical application technologies.
  • a method of using the silicon nano wires 100 in light emitting devices has been disclosed in Japanese Patent Laid-Open No. 10-326888.
  • the light emitting devices use a silicon nano structure for a quantum confinement effect. That is, the light emitting devices use a phenomenon that, as the size of 0 dimensional particles or one-dimensional wires decreases, a band gap increases, and at this time, short wavelength light is emitted.
  • Examples of light emitting devices that use the silicon nano structure are a structure in which crystal quantum dots are distributed in a silicon dioxide SiO 2 matrix, as depicted in FIG. 2A , and another recent structure in which amorphous silicon quantum dots are distributed in a silicon nitride SiN x matrix, as depicted in FIG. 2B .
  • the former structure has a low luminescence efficiency of less than 1% due to the characteristics of crystalline silicon, and is limited to use for a photo luminescence method due to the difficulty of injecting current.
  • the latter structure has a higher luminescence efficiency than the crystal quantum dots due to the characteristics of the amorphous silicon quantum dots, and can be used for an electroluminescence method since current can be injected.
  • the size of the silicon quantum dots in both structures must be controlled to a desired size. However, this remains difficult to achieve. Therefore, a low dimensional nano structure, the size of which can be readily controlled, is needed.
  • the present invention may provide a silicon nano wire structure, as a low dimensional nano structure, the size of which can be readily controlled, and which has good light emitting characteristics, and a method of manufacturing the silicon nano wire structure.
  • a silicon nano wire comprising: a core part formed of silicon; and a shell part formed of silicon nitride surrounding the core part.
  • the core part may be formed of crystalline or amorphous silicon. However, to obtain a high band gap, the core part may be formed of amorphous silicon.
  • a method of manufacturing a silicon nano wire comprising: forming a silicon nano wire having silicon oxide shell; removing the silicon oxide shell from the silicon nano wire to leave only the core part; and forming a silicon nitride shell.
  • the silicon oxide shell may be formed by native oxidation.
  • the silicon nitride shell can be formed right after the silicon nano wires are grown.
  • the operation for forming the silicon nitride shell may be performed by thermal nitridation, but the present invention is not limited thereto.
  • the silicon nitride may be formed radially toward the center of the silicon nano wires.
  • FIG. 1A is a schematic drawing of silicon nano wires formed by a VLS mechanism
  • FIG. 1B is a schematic drawing of silicon nano wires formed by a SLS mechanism
  • FIG. 2A is a schematic drawing of a structure of crystal silicon quantum dots distributed in a SiO 2 matrix
  • FIG. 2B is a schematic drawing of a structure of amorphous silicon quantum dots distributed in a SiN x matrix
  • FIG. 3 is a SEM image of a conventional silicon nano wire having a silicon oxide shell
  • FIG. 4 is a schematic drawing of a silicon nano wire having a nitride silicon shell according to an embodiment of the present invention
  • FIGS. 5A through 5C are cross-sectional views illustrating a method of manufacturing silicon nano wires according to an embodiment of the present invention.
  • FIGS. 6A through 6D are cross-sectional views illustrating a process for growing silicon nano wires by an SLS mechanism
  • FIG. 7 is a SEM image of silicon nano wires grown through the processes depicted in FIGS. 6A through 6D ;
  • FIG. 8 is a cross-sectional view illustrating a silicon nitride shell formed by thermal nitridation.
  • FIG. 3 is a SEM image of a conventional silicon nano wire having a silicon oxide shell.
  • the silicon nano wire has a silicon core portion composed of crystalline silicon and a silicon oxide shell portion.
  • the silicon oxide shell portion is generally formed by native oxidation and can also be formed by thermal oxidation. While the silicon oxide is formed at the surface of the silicon nano wire, as the silicon oxide shell portion grows, the diameter of the silicon core portion decreases, since the silicon oxide grows not only radially, but also grows toward the center of the silicon nano wire. However, the silicon oxide grows so rapidly that the diameter of the silicon nano wire using the silicon oxide shell portion cannot be controlled.
  • the silicon nano wire depicted in FIG. 3 is employed in a light emitting device, the luminescence efficiency of the light emitting device is low due to large optical losses.
  • FIG. 4 is a schematic drawing of a silicon nano wire having a nitride silicon shell according to an embodiment of the present invention.
  • the silicon nano wire according to an embodiment of the present invention includes a silicon core portion 20 that constitutes the center of a linear structure and an silicon oxide shell portion 30 that surrounds the silicon core portion 20 .
  • the diameter of the silicon nano wire including the silicon core portion 20 and the silicon oxide shell portion 30 is a few nanometers to a few tens of nanometers, and the thicknesses of the silicon core portion 20 and the silicon oxide shell portion 30 may vary as required.
  • the silicon core portion 20 is composed of amorphous silicon or crystalline silicon.
  • the amorphous silicon in a bulk state has a band gap of 1.6 eV, and that of the crystalline silicon is 1.1 eV.
  • the effective diameter of the silicon nano wire that is, the diameter of the silicon core portion 20 decreases, the band gap increases due to the quantum confinement effect, and at this time, the tendency of the larger band gap of the amorphous silicon is maintained rather than the band gap of the crystalline silicon. Accordingly, when the silicon nano wire according to the present invention is employed in a light emitting device, the silicon core portion 20 formed of amorphous silicon is beneficial for generating short wavelength light and injecting current.
  • the interface between the silicon core portion 20 and the silicon oxide shell portion 30 has fewer defects than the interface between silicon and oxide silicon. Therefore, when the silicon nano wire according to the present invention is employed in a light emitting device, optical loss is reduced and the luminescence efficiency is improved. Also, the structure of the silicon nano wire according to the present invention has a low tunneling barrier when carriers are injected, thereby the structure can easily be embodied in end use devices.
  • FIGS. 5A through 5C are cross-sectional views illustrating a method of manufacturing silicon nano wires according to an embodiment of the present invention.
  • silicon nano wires 100 are formed on a silicon substrate 200 .
  • the silicon nano wires 100 have a silicon core portion 20 and a silicon oxide shell portion 30 , except for the instance when the silicon nano wires are formed under a non-oxidative atmosphere.
  • the silicon oxide shell portion 30 may be a native oxide film formed during the growing process of the silicon nano wires 100 or formed afterward, or an oxide film formed by thermal oxidation.
  • the crystalline or amorphous silicon nano wires 100 can be grown using various methods well known in the art including a VLS mechanism and an SLS mechanism. Thus, the silicon nano wires 100 having silicon oxide shell portion 30 are provided.
  • the silicon oxide shell portion 30 is removed from the silicon nano wires 100 .
  • the silicon oxide shell portion SiO x 30 can be readily removed by wet or dry etching.
  • wet etching the silicon oxide shell portion 30 is removed by soaking in a hydrofluoric acid (HF) solution called a buffered oxide etchant (BOE) in which HF and NH 4 F are mixed at a ratio of about 1:6 to 1:7.
  • HF hydrofluoric acid
  • BOE buffered oxide etchant
  • dry etching a plasma etching method can be used. Dry etching has an advantage of achieving more uniform etching.
  • silicon oxide shell part 30 silicon nano wires 101 having only silicon core portions 20 are obtained.
  • a silicon nitride shell 50 is grown on the surface of the silicon nano wires 101 .
  • the silicon nitride shell 50 can be formed by various methods, such as thermal nitridation or deposition. However, to control the diameter of the silicon core part 20 , the silicon nitride shell 50 may be grown slowly in a radial direction towards the center. As an example, in the present embodiment, the silicon nitride shell 50 is grown by a thermal nitridation method using ammonia NH 3 gas.
  • the thermal nitridation denotes the nitridation of a silicon surface using various nitrogen sources, such as NH 3 , N 2 , N, N + and N2 + ion, NO, or plasma, and heat.
  • various nitrogen sources such as NH 3 , N 2 , N, N + and N2 + ion, NO, or plasma, and heat.
  • the thermal nitridation method using ammonia gas is employed.
  • the thermal nitridation method and its effect have been discussed in various publications, such as in Surf. Sci. 36 (1973) 594 by R. Heckingbottom, R. Wood, Surf. Sci. 168 (1986) 672 by A. Glachant, Phys. Rev. Lett. 60 (1988) 1049 by R. Wolkow, J. Phys. Chem. 94 (1990) 2246 by Ph. Avouris, and J. Vac. Sci. Technol. B 14 (1996) 1048 by M. Yoshimura.
  • the silicon nitride shell 50 formed by the reaction has a slower growth rate than the silicon oxide shell grown by the thermal oxidation. Therefore, the control of the diameter of the silicon core portion 20 is carried out with ease. That is, a silicon nano wire 150 having a silicon core portion 20 with a desired diameter can be obtained since the silicon nitride shell 50 grows slowly toward the center of the silicon nano wire 150 by slowly reducing the diameter of the silicon core portion 20 .
  • FIGS. 6A through 6D are cross-sectional views illustrating a process for growing silicon nano wires by an SLS mechanism.
  • SLS mechanism for growing the amorphous silicon nano wire will now be described.
  • a Ni thin film as a catalyst metal is formed on the upper surface of a silicon substrate 200 .
  • the catalyst metal can be a transition metal, such as Ni, Fe, or Au. In the present embodiment, Ni is used as an example, but other transition metal catalysts can also be used.
  • the silicon substrate 200 is heated. Referring to FIG. 6B , when a predetermined temperature is reached, particles or tiny droplets 42 are formed. The tiny droplets 42 are a eutectic alloy of Ni and silicon.
  • FIGS. 6C and 6D silicon nano wires 100 are grown in a high temperature reactor.
  • the particle size of the catalyst metal can be controlled through annealing.
  • the particle size of the catalyst metal can be controlled while the substrate 200 is heated by controlling the thickness of the catalyst metal thin film formed on the substrate 200 , without an additional heat treatment process.
  • the tiny droplets 42 of the eutectic alloy of Ni and silicon are formed.
  • the eutectic point of the Ni-silicon alloy is approximately 993° C., but the eutectic alloy of Ni and silicon melts at 930° C. since the particles are very small and the eutectic point is lowered. If the temperature of 930 to 993° C. is maintained for a period of time, many silicon atoms diffuse into the liquid state tiny droplets 42 from the solid state substrate at the interface between the tiny droplets 42 and the substrate 200 . At the opposite side of the interface of the tiny droplets 42 , the silicon nano wires 100 grow, since the eutectic solution reaches a supersaturated state.
  • amorphous silicon nano wires can be obtained.
  • an inert carrier gas such as Ar or N 2
  • amorphous silicon nano wires can be obtained.
  • a light emitting device having a larger band gap can be obtained using amorphous silicon than when using crystalline silicon.
  • crystalline silicon nano wires can be obtained when an auxiliary material, such as C or WO 3 is added to the eutectic solution.
  • FIG. 7 is a SEM image of silicon nano wires grown through the processes depicted in FIGS. 6A through 6D .
  • oxide films are formed during the growing process or after the silicon nano wires are grown.
  • the oxide films are silicon oxide shells formed by oxygen contacting silicon, and the oxidation can be accelerated at a higher temperature. Accordingly, an operation for removing the silicon oxide is necessary except when the silicon nano wires are grown under a non-oxidative atmosphere and during an operation for forming silicon nitride shells. Therefore, the operation for removing the silicon oxide shells is necessary between the operation for forming the silicon nano wires and the operation for forming the silicon nitride shells.
  • FIG. 8 is a cross-sectional view illustrating a silicon nitride shell formed by thermal nitridation.
  • the silicon nitride shell 50 simultaneously grows both radially inwards and outwards. That is, as the silicon nitride shell 50 grows, the diameter d of the silicon core part 20 is reduced. Furthermore, the growth rate of the silicon nitride by thermal nitridation is lower than the growth rate of silicon oxide formed by thermal oxidation. Therefore, the diameter d of the silicon core part 20 is easily controlled, and silicon nano wires can be manufactured to generate light having various wavelengths using a quantum confinement effect. If the silicon core part 20 is formed of amorphous silicon, electroluminescence (EL) is also possible.
  • EL electroluminescence
  • the interface 25 between the silicon core part 20 and the silicon nitride shell 50 has fewer defects than the interface between a silicon core part and a silicon oxide shell part. Accordingly, when the silicon nano wire having the silicon nitride shell 50 according to an embodiment of the present invention is utilized in a light emitting device, a relatively high luminescence efficiency can be obtained, and other optical losses can be reduced.
  • the present invention provides a silicon nano wire structure, as a low-dimensional nano structure, having good light emitting characteristics and an easily controlled size, and a method of manufacturing the silicon nano wire structure.
  • silicon nano wires having silicon nitride shells are provided.
  • the silicon nano wires having silicon cores and a desired diameter can be provided with ease by controlling the thickness of silicon nitride shell through a thermal nitridation process.
  • the silicon nano wires have good light emitting characteristics compared to conventional silicon nano wires, since there are fewer defects at the interface between silicon and silicon nitride.
  • the present invention also provides silicon nano wires having amorphous silicon cores to obtain a larger band gap with respect to the diameter than when using crystalline silicon cores.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Nanotechnology (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Physics & Mathematics (AREA)
  • Composite Materials (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Silicon Compounds (AREA)
  • Led Devices (AREA)

Abstract

Silicon nano wires having silicon nitride shells and a method of manufacturing the same are provided. Each silicon nano wire has a core portion formed of silicon, and a shell portion formed of silicon nitride surrounding the core portion. The method includes removing silicon oxide formed on the shell of the silicon nano wire and forming a silicon nitride shell.

Description

    CROSS-REFERENCE TO RELATED PATENT APPLICATION
  • This application claims the benefit of Korean Patent Application No. 10-2005-0012917, filed on Feb. 16, 2005, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
  • BACKGROUND OF THE DISCLOSURE
  • 1. Field of the Disclosure
  • The present disclosure relates to a silicon nano wire, and more particularly, to a silicon nano wire having a silicon-nitride shell and a method of manufacturing the same.
  • 2. Description of the Related Art
  • Since the structure of carbon nano tubes was reported (S. Iijima. Nature (London) 1991, 354, 65) in 1991, further studies have investigated methods of synthesizing and using nano structures having dimensions of less than 100 nm. Nano structures are made from inorganic materials, such as single component semiconductors (Si, Ge, and B), III-V group compound semiconductors (GaN, GaAs, GaP, InP, and InAs), II-Vi group compound semiconductors (ZnS, ZnSe, CdS, and CdSe), and oxides (ZnO, MgO, and SiO2).
  • Of these materials, the nano structure based on silicon has drawn the attention of many researchers as an extension of microelectronic engineering using silicon. A method of bulk synthesizing of nano wire composed of pure silicon has also been reported. This method includes a laser ablation synthesizing method (D. P. Yu et al., Solid State Commun. 105, (1998) 403.) and a high temperature evaporation synthesizing method (D. P. Yu et al., Apll. Phys. Lett. 72 (1998) 3458). Both methods grow nano wire by a vapor-liquid-solid (VLS) mechanism. Other methods can be used to grow silicon nano wire by the VLS mechanism using silicon-containing gas, such as SiCl4, as a silicon source and Au as a catalyst.
  • FIG. 1A is a schematic drawing of a silicon nano wire formed by the VLS mechanism. Silicon nano wires 100 are formed by supplying vapor state silicon to an interface between a catalyst metal 40 and a silicon substrate 200, and a native oxide is formed on the surface of the silicon nano wires 100. As a result, a structure of silicon nano wires 100 having a silicon core part 20 and a silicon oxide shell part 30 is provided.
  • Alternatively, the silicon nano wires 100 can be grown by a solid-liquid-solid (SLS) mechanism from the silicon substrate 200 without an additional silicon source, using a catalyst such as Ni or Fe. FIG. 1B is a schematic drawing of silicon nano wires 100 formed by the SLS mechanism. The silicon nano wires 100 are formed on the upper surfaces of catalyst metals 42, and as in FIG. 1A, a structure of silicon nano wires 100 each having the silicon core unit 20 and the silicon oxide shell part 30 is provided by forming the native oxide layer on the surfaces of the silicon nano wires 100.
  • The silicon nano wires 100 can be employed in various fields with the development of practical application technologies. A method of using the silicon nano wires 100 in light emitting devices has been disclosed in Japanese Patent Laid-Open No. 10-326888. The light emitting devices use a silicon nano structure for a quantum confinement effect. That is, the light emitting devices use a phenomenon that, as the size of 0 dimensional particles or one-dimensional wires decreases, a band gap increases, and at this time, short wavelength light is emitted.
  • Examples of light emitting devices that use the silicon nano structure are a structure in which crystal quantum dots are distributed in a silicon dioxide SiO2 matrix, as depicted in FIG. 2A, and another recent structure in which amorphous silicon quantum dots are distributed in a silicon nitride SiNx matrix, as depicted in FIG. 2B.
  • The former structure has a low luminescence efficiency of less than 1% due to the characteristics of crystalline silicon, and is limited to use for a photo luminescence method due to the difficulty of injecting current. On the other hand, the latter structure has a higher luminescence efficiency than the crystal quantum dots due to the characteristics of the amorphous silicon quantum dots, and can be used for an electroluminescence method since current can be injected. However, to obtain a light emitting device that emits light of various wavelengths using the above structures, the size of the silicon quantum dots in both structures must be controlled to a desired size. However, this remains difficult to achieve. Therefore, a low dimensional nano structure, the size of which can be readily controlled, is needed.
  • SUMMARY OF THE DISCLOSURE
  • The present invention may provide a silicon nano wire structure, as a low dimensional nano structure, the size of which can be readily controlled, and which has good light emitting characteristics, and a method of manufacturing the silicon nano wire structure.
  • According to an aspect of the present invention, there may be provided a silicon nano wire comprising: a core part formed of silicon; and a shell part formed of silicon nitride surrounding the core part.
  • The core part may be formed of crystalline or amorphous silicon. However, to obtain a high band gap, the core part may be formed of amorphous silicon.
  • According to an aspect of the present invention, there may be provided a method of manufacturing a silicon nano wire, comprising: forming a silicon nano wire having silicon oxide shell; removing the silicon oxide shell from the silicon nano wire to leave only the core part; and forming a silicon nitride shell.
  • Here, the silicon oxide shell may be formed by native oxidation. When all processes are performed under a non-oxidative atmosphere, for instance in a reactor from which oxygen is removed, the silicon nitride shell can be formed right after the silicon nano wires are grown.
  • The operation for forming the silicon nitride shell may be performed by thermal nitridation, but the present invention is not limited thereto. To control the effective diameter of the silicon nano wires, the silicon nitride may be formed radially toward the center of the silicon nano wires.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other features and advantages of the present invention will be described in detailed exemplary embodiments thereof with reference to the attached drawings in which:
  • FIG. 1A is a schematic drawing of silicon nano wires formed by a VLS mechanism;
  • FIG. 1B is a schematic drawing of silicon nano wires formed by a SLS mechanism;
  • FIG. 2A is a schematic drawing of a structure of crystal silicon quantum dots distributed in a SiO2 matrix;
  • FIG. 2B is a schematic drawing of a structure of amorphous silicon quantum dots distributed in a SiNx matrix;
  • FIG. 3 is a SEM image of a conventional silicon nano wire having a silicon oxide shell;
  • FIG. 4 is a schematic drawing of a silicon nano wire having a nitride silicon shell according to an embodiment of the present invention;
  • FIGS. 5A through 5C are cross-sectional views illustrating a method of manufacturing silicon nano wires according to an embodiment of the present invention;
  • FIGS. 6A through 6D are cross-sectional views illustrating a process for growing silicon nano wires by an SLS mechanism;
  • FIG. 7 is a SEM image of silicon nano wires grown through the processes depicted in FIGS. 6A through 6D; and
  • FIG. 8 is a cross-sectional view illustrating a silicon nitride shell formed by thermal nitridation.
  • DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS
  • The present invention will now be described more fully with reference to the accompanying drawings in which exemplary embodiments of the invention are shown. Like reference numerals refer to like elements throughout the drawings.
  • FIG. 3 is a SEM image of a conventional silicon nano wire having a silicon oxide shell. The silicon nano wire has a silicon core portion composed of crystalline silicon and a silicon oxide shell portion. The silicon oxide shell portion is generally formed by native oxidation and can also be formed by thermal oxidation. While the silicon oxide is formed at the surface of the silicon nano wire, as the silicon oxide shell portion grows, the diameter of the silicon core portion decreases, since the silicon oxide grows not only radially, but also grows toward the center of the silicon nano wire. However, the silicon oxide grows so rapidly that the diameter of the silicon nano wire using the silicon oxide shell portion cannot be controlled.
  • Also, many defects are present at the interface between the silicon core portion and the silicon oxide shell portion. When the silicon nano wire depicted in FIG. 3 is employed in a light emitting device, the luminescence efficiency of the light emitting device is low due to large optical losses.
  • FIG. 4 is a schematic drawing of a silicon nano wire having a nitride silicon shell according to an embodiment of the present invention. The silicon nano wire according to an embodiment of the present invention includes a silicon core portion 20 that constitutes the center of a linear structure and an silicon oxide shell portion 30 that surrounds the silicon core portion 20. The diameter of the silicon nano wire including the silicon core portion 20 and the silicon oxide shell portion 30 is a few nanometers to a few tens of nanometers, and the thicknesses of the silicon core portion 20 and the silicon oxide shell portion 30 may vary as required.
  • The silicon core portion 20 is composed of amorphous silicon or crystalline silicon. The amorphous silicon in a bulk state has a band gap of 1.6 eV, and that of the crystalline silicon is 1.1 eV. As the effective diameter of the silicon nano wire, that is, the diameter of the silicon core portion 20 decreases, the band gap increases due to the quantum confinement effect, and at this time, the tendency of the larger band gap of the amorphous silicon is maintained rather than the band gap of the crystalline silicon. Accordingly, when the silicon nano wire according to the present invention is employed in a light emitting device, the silicon core portion 20 formed of amorphous silicon is beneficial for generating short wavelength light and injecting current.
  • The interface between the silicon core portion 20 and the silicon oxide shell portion 30 has fewer defects than the interface between silicon and oxide silicon. Therefore, when the silicon nano wire according to the present invention is employed in a light emitting device, optical loss is reduced and the luminescence efficiency is improved. Also, the structure of the silicon nano wire according to the present invention has a low tunneling barrier when carriers are injected, thereby the structure can easily be embodied in end use devices.
  • FIGS. 5A through 5C are cross-sectional views illustrating a method of manufacturing silicon nano wires according to an embodiment of the present invention. Referring to FIG. 5A, silicon nano wires 100 are formed on a silicon substrate 200. The silicon nano wires 100 have a silicon core portion 20 and a silicon oxide shell portion 30, except for the instance when the silicon nano wires are formed under a non-oxidative atmosphere. Here, the silicon oxide shell portion 30 may be a native oxide film formed during the growing process of the silicon nano wires 100 or formed afterward, or an oxide film formed by thermal oxidation.
  • The crystalline or amorphous silicon nano wires 100 can be grown using various methods well known in the art including a VLS mechanism and an SLS mechanism. Thus, the silicon nano wires 100 having silicon oxide shell portion 30 are provided.
  • Next, the silicon oxide shell portion 30 is removed from the silicon nano wires 100. The silicon oxide shell portion SiO x 30 can be readily removed by wet or dry etching. When wet etching is used, the silicon oxide shell portion 30 is removed by soaking in a hydrofluoric acid (HF) solution called a buffered oxide etchant (BOE) in which HF and NH4F are mixed at a ratio of about 1:6 to 1:7. In this case, an etching rate of approximately 800-1000/min is shown at a temperature of 22-23° C. To reduce the etching rate, a solution of HF:NH4F=1:10 can be used, and to further reduce the etching rate, water can be added. When dry etching is used, a plasma etching method can be used. Dry etching has an advantage of achieving more uniform etching. When the silicon oxide shell part 30 is removed, silicon nano wires 101 having only silicon core portions 20 are obtained.
  • Next, referring to FIG. 5C, a silicon nitride shell 50 is grown on the surface of the silicon nano wires 101. The silicon nitride shell 50 can be formed by various methods, such as thermal nitridation or deposition. However, to control the diameter of the silicon core part 20, the silicon nitride shell 50 may be grown slowly in a radial direction towards the center. As an example, in the present embodiment, the silicon nitride shell 50 is grown by a thermal nitridation method using ammonia NH3 gas.
  • The thermal nitridation denotes the nitridation of a silicon surface using various nitrogen sources, such as NH3, N2, N, N+ and N2+ ion, NO, or plasma, and heat. In the present embodiment, the thermal nitridation method using ammonia gas is employed. The thermal nitridation method and its effect have been discussed in various publications, such as in Surf. Sci. 36 (1973) 594 by R. Heckingbottom, R. Wood, Surf. Sci. 168 (1986) 672 by A. Glachant, Phys. Rev. Lett. 60 (1988) 1049 by R. Wolkow, J. Phys. Chem. 94 (1990) 2246 by Ph. Avouris, and J. Vac. Sci. Technol. B 14 (1996) 1048 by M. Yoshimura.
  • The nitridation at the surface of the silicon nano wire takes place with the flowing reaction.
    3Si(s)+4NH3(g)--→Si3N4+6H2O(g)  Reaction 1
  • The silicon nitride shell 50 formed by the reaction has a slower growth rate than the silicon oxide shell grown by the thermal oxidation. Therefore, the control of the diameter of the silicon core portion 20 is carried out with ease. That is, a silicon nano wire 150 having a silicon core portion 20 with a desired diameter can be obtained since the silicon nitride shell 50 grows slowly toward the center of the silicon nano wire 150 by slowly reducing the diameter of the silicon core portion 20.
  • FIGS. 6A through 6D are cross-sectional views illustrating a process for growing silicon nano wires by an SLS mechanism. To manufacture a silicon nano wire having a silicon oxide shell according to an embodiment of the present invention, various methods as described above can be employed. As an example, the SLS mechanism for growing the amorphous silicon nano wire will now be described.
  • Referring to FIG. 6A, a Ni thin film as a catalyst metal is formed on the upper surface of a silicon substrate 200. The catalyst metal can be a transition metal, such as Ni, Fe, or Au. In the present embodiment, Ni is used as an example, but other transition metal catalysts can also be used. Next, the silicon substrate 200 is heated. Referring to FIG. 6B, when a predetermined temperature is reached, particles or tiny droplets 42 are formed. The tiny droplets 42 are a eutectic alloy of Ni and silicon. Next, referring to FIGS. 6C and 6D, silicon nano wires 100 are grown in a high temperature reactor.
  • To control the density of the silicon nano wires 100 on the substrate 200, the particle size of the catalyst metal can be controlled through annealing. However, the particle size of the catalyst metal can be controlled while the substrate 200 is heated by controlling the thickness of the catalyst metal thin film formed on the substrate 200, without an additional heat treatment process.
  • When the temperature of the substrate reaches approximately 930° C., the tiny droplets 42 of the eutectic alloy of Ni and silicon are formed. The eutectic point of the Ni-silicon alloy is approximately 993° C., but the eutectic alloy of Ni and silicon melts at 930° C. since the particles are very small and the eutectic point is lowered. If the temperature of 930 to 993° C. is maintained for a period of time, many silicon atoms diffuse into the liquid state tiny droplets 42 from the solid state substrate at the interface between the tiny droplets 42 and the substrate 200. At the opposite side of the interface of the tiny droplets 42, the silicon nano wires 100 grow, since the eutectic solution reaches a supersaturated state. At this time, if the surfaces of the tiny droplets 42 are supercooled using an inert carrier gas, such as Ar or N2, amorphous silicon nano wires can be obtained. As described above, a light emitting device having a larger band gap can be obtained using amorphous silicon than when using crystalline silicon. Also, crystalline silicon nano wires can be obtained when an auxiliary material, such as C or WO3 is added to the eutectic solution.
  • FIG. 7 is a SEM image of silicon nano wires grown through the processes depicted in FIGS. 6A through 6D. On the surfaces of the silicon nano wires grown through the processes depicted in FIGS. 6A through 6D, oxide films are formed during the growing process or after the silicon nano wires are grown. The oxide films are silicon oxide shells formed by oxygen contacting silicon, and the oxidation can be accelerated at a higher temperature. Accordingly, an operation for removing the silicon oxide is necessary except when the silicon nano wires are grown under a non-oxidative atmosphere and during an operation for forming silicon nitride shells. Therefore, the operation for removing the silicon oxide shells is necessary between the operation for forming the silicon nano wires and the operation for forming the silicon nitride shells.
  • FIG. 8 is a cross-sectional view illustrating a silicon nitride shell formed by thermal nitridation. As depicted in FIG. 8, the silicon nitride shell 50 simultaneously grows both radially inwards and outwards. That is, as the silicon nitride shell 50 grows, the diameter d of the silicon core part 20 is reduced. Furthermore, the growth rate of the silicon nitride by thermal nitridation is lower than the growth rate of silicon oxide formed by thermal oxidation. Therefore, the diameter d of the silicon core part 20 is easily controlled, and silicon nano wires can be manufactured to generate light having various wavelengths using a quantum confinement effect. If the silicon core part 20 is formed of amorphous silicon, electroluminescence (EL) is also possible.
  • The interface 25 between the silicon core part 20 and the silicon nitride shell 50 has fewer defects than the interface between a silicon core part and a silicon oxide shell part. Accordingly, when the silicon nano wire having the silicon nitride shell 50 according to an embodiment of the present invention is utilized in a light emitting device, a relatively high luminescence efficiency can be obtained, and other optical losses can be reduced.
  • As described above, the present invention provides a silicon nano wire structure, as a low-dimensional nano structure, having good light emitting characteristics and an easily controlled size, and a method of manufacturing the silicon nano wire structure.
  • According to the present invention, silicon nano wires having silicon nitride shells are provided. The silicon nano wires having silicon cores and a desired diameter can be provided with ease by controlling the thickness of silicon nitride shell through a thermal nitridation process. Also, the silicon nano wires have good light emitting characteristics compared to conventional silicon nano wires, since there are fewer defects at the interface between silicon and silicon nitride.
  • The present invention also provides silicon nano wires having amorphous silicon cores to obtain a larger band gap with respect to the diameter than when using crystalline silicon cores.
  • While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

Claims (22)

1. A silicon nano wire comprising:
a core portion formed of silicon; and
a shell portion formed of silicon nitride surrounding the core portion.
2. The silicon nano wire of claim 1, wherein the core portion is formed of amorphous silicon.
3. The silicon nano wire of claim 1, wherein the core portion is formed of crystalline silicon.
4. A silicon nano wire comprising:
a core portion formed of amorphous silicon in a linear shape; and
a shell portion formed of silicon nitride surrounding the core portion.
5. The silicon nano wire of claim 4, wherein the silicon nitride shell is formed of Si3Ni4.
6. A method of manufacturing a silicon nano wire, comprising:
forming a silicon nano wire having a silicon oxide shell;
removing the silicon oxide shell from the silicon nano wire to leave only a core portion; and
forming a silicon nitride shell.
7. The method of claim 6, wherein the silicon oxide shell is removed by wet etching.
8. The method of claim 6, wherein the silicon oxide shell is removed by dry etching.
9. The method of claim 6, wherein the silicon nitride shell is formed by thermal nitridation.
10. The method of claim 6, wherein the silicon nano wire having the silicon oxide shell is grown by a vapor-liquid-solid (VLS) mechanism.
11. The method of claim 6, wherein the silicon nano wire having the silicon oxide shell is grown by a solid-liquid-solid (SLS) mechanism.
12. The method of claim 11, wherein the growing of the silicon nano wire by the SLS mechanism comprises:
forming catalyst metal particles having a diameter of a few nanometers to a few tens of nanometers on a silicon substrate; and
growing the silicon nano wire on the silicon substrate by heating the substrate so the catalyst metal particles maintain a eutectic alloy state with silicon.
13. The method of claim 12, wherein the forming of the catalyst metal particles comprises:
forming a catalyst metal thin film on the silicon substrate; and
forming the catalyst metal into particles by annealing the substrate.
14. The method of claims of 12, wherein the catalyst metal is a transition metal.
15. The method of claim 6, wherein the forming of the silicon nitride shell comprises reducing the diameter of the core portion by growing the silicon nitride shell radially toward the center of the silicon nano wire.
16. The method of claim 6, wherein the forming of the silicon nitride shell comprises supplying ammonia gas around the silicon nano wire while the silicon nano wire is heated.
17. A method of manufacturing an amorphous silicon nano wire, comprising:
forming an amorphous silicon nano wire having a silicon oxide shell;
removing the silicon oxide shell from the amorphous silicon nano wire to leave only the core portion; and
forming a silicon nitride shell using thermal nitridation.
18. The method of claim 17, wherein the forming of the amorphous silicon nano wire comprises:
forming a transition metal thin film on the silicon substrate;
forming transition metal particles having a diameter of a few nanometers to a few tens of nanometers by annealing the silicon substrate; and
growing the amorphous silicon nano wire on the silicon substrate while maintaining a eutectic alloy state of the transition metal particles and silicon by heating the substrate.
19. The method of claim 18, wherein the growing of the amorphous silicon nano wire is performed by heating the silicon substrate to a temperature of 900 to 993° C.
20. The method of claim 17, wherein the forming of the silicon nitride shell comprises reducing the diameter of the silicon core portion by growing the silicon nitride shell radially toward the center of the amorphous silicon nano wire.
21. The method of claim 17, wherein the forming of the silicon nitride shell comprises supplying NH3 gas around the amorphous silicon nano wire while the amorphous silicon nano wire is heated.
22. A method of manufacturing silicon nano wires, comprising:
growing the silicon nano wires under a non-oxidative atmosphere; and
growing silicon nitride shells on the silicon nano wire using a thermal nitridation method under a non-oxidative atmosphere.
US11/349,250 2005-02-16 2006-02-08 Silicon nano wire having a silicon-nitride shell and method of manufacturing the same Abandoned US20060182966A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/421,662 US20090197416A1 (en) 2005-02-16 2009-04-10 Silicon nano wire having a silicon-nitride shell and mthod of manufacturing the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2005-0012917 2005-02-16
KR1020050012917A KR100682933B1 (en) 2005-02-16 2005-02-16 Silicon nano wire having silicon-nitride shell and manufacturing method thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/421,662 Division US20090197416A1 (en) 2005-02-16 2009-04-10 Silicon nano wire having a silicon-nitride shell and mthod of manufacturing the same

Publications (1)

Publication Number Publication Date
US20060182966A1 true US20060182966A1 (en) 2006-08-17

Family

ID=36815996

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/349,250 Abandoned US20060182966A1 (en) 2005-02-16 2006-02-08 Silicon nano wire having a silicon-nitride shell and method of manufacturing the same
US12/421,662 Abandoned US20090197416A1 (en) 2005-02-16 2009-04-10 Silicon nano wire having a silicon-nitride shell and mthod of manufacturing the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/421,662 Abandoned US20090197416A1 (en) 2005-02-16 2009-04-10 Silicon nano wire having a silicon-nitride shell and mthod of manufacturing the same

Country Status (3)

Country Link
US (2) US20060182966A1 (en)
JP (1) JP2006225258A (en)
KR (1) KR100682933B1 (en)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070232028A1 (en) * 2006-03-29 2007-10-04 Lee Eun K Method of manufacturing silicon nanowires using porous glass template and device comprising silicon nanowires formed by the same
US20080213988A1 (en) * 2006-12-08 2008-09-04 Canon Anelva Corporation Substrate heating apparatus and semiconductor fabrication method
US20080296579A1 (en) * 2007-05-29 2008-12-04 Canon Anelva Corporation Nanosilicon semiconductor substrate manufacturing method and semiconductor circuit device using nanosilicon semiconductor substrate manufactured by the method
US20090061536A1 (en) * 2006-01-27 2009-03-05 Konica Minolta Medical & Graphic, Inc. Si/Si3N4 SYSTEM NANOSIZED PARTICLES, BIOSUBSTANCE LABELING AGENT EMPLOYING THE NANOSIZED PARTICLES, AND METHOD OF MANUFACTURING THE NANOSIZED PARTICLES
US20090206323A1 (en) * 2008-02-18 2009-08-20 Shin Yokoyama Light-emitting element and method for manufacturing the same
US20100012921A1 (en) * 2006-12-13 2010-01-21 Takahiro Kawashima Nanowire, device comprising nanowire, and their production methods
US20110151290A1 (en) * 2009-12-18 2011-06-23 Cui li-feng Crystalline-amorphous nanowires for battery electrodes
WO2012075478A1 (en) * 2010-12-03 2012-06-07 University Of Utah Research Foundation Quantum dot and nanowire synthesis
US20120284767A1 (en) * 2011-05-05 2012-11-08 International Business Machines Corporation Method for detecting and applying different security policies to active client requests running within secure user web sessions
US8330141B2 (en) 2008-03-26 2012-12-11 Hiroshima University Light-emitting device
CN102842662A (en) * 2012-09-10 2012-12-26 马鞍山圆融光电科技有限公司 Self-assembly preparation method for nano-pillar array compound semiconductor device
CN102890150A (en) * 2012-09-20 2013-01-23 上海集成电路研发中心有限公司 Manufacturing method of silicon nanowire arrays in biological chips
EP2605429A1 (en) * 2011-12-13 2013-06-19 The Boeing Company Optical nanowire antenna with directional transmission
EP2605428A1 (en) * 2011-12-13 2013-06-19 The Boeing Company Nanowire antenna
US8744272B1 (en) 2011-12-13 2014-06-03 The Boeing Company Scanning optical nanowire antenna
US20160207040A1 (en) * 2012-08-01 2016-07-21 University Of South Carolina Microfluidic devices for the generation of nano-vapor bubbles and their methods of manufacture and use
US20160377549A1 (en) * 2015-06-24 2016-12-29 Industry-University Cooperation Foundation Sogang University Nanogap structure having ultrasmall void between metal cores and molecular sensing apparatus and method using the same, and method for preparing the nanogap structure by selective etching
US10246768B2 (en) * 2014-04-02 2019-04-02 Technion Research & Development Founda Process for preparation of micron-sized single curved crystals of metals

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100741243B1 (en) * 2005-11-07 2007-07-19 삼성전자주식회사 Nanowire Comprising Metal Nanodots and Method for Producing the Same
JP2008091566A (en) * 2006-09-29 2008-04-17 Fujitsu Ltd Manufacturing method of carbon nanotube structure covered by insulating film and field-effect transistor device consisting of the structure
WO2009118790A1 (en) * 2008-03-27 2009-10-01 国立大学法人広島大学 Light-emitting element and method for manufacturing the same
WO2009122458A1 (en) * 2008-03-31 2009-10-08 国立大学法人広島大学 Process for producing quantum dots
KR101475524B1 (en) * 2008-08-05 2014-12-23 삼성전자주식회사 Nanowire comprising silicon rich oxide and method for producing the same
KR101552721B1 (en) * 2008-10-07 2015-09-14 삼성전자주식회사 Branched nanowire and its growth method
KR101618188B1 (en) * 2009-12-07 2016-05-09 삼성전자 주식회사 Method of fabricating semiconductor device and semiconductor device fabricated by the same
KR101706353B1 (en) * 2010-04-02 2017-02-14 삼성전자주식회사 Silicon nanowire comprising high density metal nanocluster and process for preparing the same
KR101946010B1 (en) * 2012-10-23 2019-02-08 삼성전자주식회사 Structure having large area gallium nitride substrate and method of manufacturing the same
US10403889B2 (en) 2014-10-21 2019-09-03 RAMOT AT TEL-AVIV UNlVERSITY LTD. High-capacity silicon nanowire based anode for lithium-ion batteries
US11370023B2 (en) 2019-01-28 2022-06-28 Global Graphene Group, Inc. Production of metal nanowires directly from metal particles

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7067867B2 (en) * 2002-09-30 2006-06-27 Nanosys, Inc. Large-area nonenabled macroelectronic substrates and uses therefor

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6743662B2 (en) * 2002-07-01 2004-06-01 Honeywell International, Inc. Silicon-on-insulator wafer for RF integrated circuit
US20060079100A1 (en) * 2004-03-15 2006-04-13 Sharp Laboratories Of America, Inc. High density plasma grown silicon nitride

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7067867B2 (en) * 2002-09-30 2006-06-27 Nanosys, Inc. Large-area nonenabled macroelectronic substrates and uses therefor

Cited By (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090061536A1 (en) * 2006-01-27 2009-03-05 Konica Minolta Medical & Graphic, Inc. Si/Si3N4 SYSTEM NANOSIZED PARTICLES, BIOSUBSTANCE LABELING AGENT EMPLOYING THE NANOSIZED PARTICLES, AND METHOD OF MANUFACTURING THE NANOSIZED PARTICLES
US8658432B2 (en) * 2006-01-27 2014-02-25 Konica Minolta Medical & Graphic, Inc. Si/Si3N4 system nanosized particles, biosubstance labeling agent employing the nanosized particles, and method of manufacturing the nanosized particles
US7638345B2 (en) * 2006-03-29 2009-12-29 Samsung Electronics Co., Ltd. Method of manufacturing silicon nanowires and device comprising silicon nanowires formed by the same
US20070232028A1 (en) * 2006-03-29 2007-10-04 Lee Eun K Method of manufacturing silicon nanowires using porous glass template and device comprising silicon nanowires formed by the same
US20080213988A1 (en) * 2006-12-08 2008-09-04 Canon Anelva Corporation Substrate heating apparatus and semiconductor fabrication method
US7807553B2 (en) 2006-12-08 2010-10-05 Canon Anelva Corporation Substrate heating apparatus and semiconductor fabrication method
US8198622B2 (en) 2006-12-13 2012-06-12 Panasonic Corporation Nanowire, device comprising nanowire, and their production methods
US20100012921A1 (en) * 2006-12-13 2010-01-21 Takahiro Kawashima Nanowire, device comprising nanowire, and their production methods
US20080296579A1 (en) * 2007-05-29 2008-12-04 Canon Anelva Corporation Nanosilicon semiconductor substrate manufacturing method and semiconductor circuit device using nanosilicon semiconductor substrate manufactured by the method
US7666763B2 (en) * 2007-05-29 2010-02-23 Canon Anelva Corporation Nanosilicon semiconductor substrate manufacturing method and semiconductor circuit device using nanosilicon semiconductor substrate manufactured by the method
US8368046B2 (en) 2008-02-18 2013-02-05 Hiroshima University Light-emitting element
US20090206323A1 (en) * 2008-02-18 2009-08-20 Shin Yokoyama Light-emitting element and method for manufacturing the same
US8980658B2 (en) 2008-02-18 2015-03-17 Hiroshima University Light-emitting element
US8330141B2 (en) 2008-03-26 2012-12-11 Hiroshima University Light-emitting device
US20110151290A1 (en) * 2009-12-18 2011-06-23 Cui li-feng Crystalline-amorphous nanowires for battery electrodes
US9061902B2 (en) * 2009-12-18 2015-06-23 The Board Of Trustees Of The Leland Stanford Junior University Crystalline-amorphous nanowires for battery electrodes
CN103403871A (en) * 2010-12-03 2013-11-20 犹他大学研究基金会 Quantum dot and nanowire synthesis
WO2012075478A1 (en) * 2010-12-03 2012-06-07 University Of Utah Research Foundation Quantum dot and nanowire synthesis
US20140027710A1 (en) * 2010-12-03 2014-01-30 University Of Utah Research Foundation Quantum dot and nanowire synthesis
US8560712B2 (en) * 2011-05-05 2013-10-15 International Business Machines Corporation Method for detecting and applying different security policies to active client requests running within secure user web sessions
US20120284767A1 (en) * 2011-05-05 2012-11-08 International Business Machines Corporation Method for detecting and applying different security policies to active client requests running within secure user web sessions
US8687978B2 (en) 2011-12-13 2014-04-01 The Boeing Company Optical nanowire antenna with directional transmission
US8744272B1 (en) 2011-12-13 2014-06-03 The Boeing Company Scanning optical nanowire antenna
US8774636B2 (en) 2011-12-13 2014-07-08 The Boeing Company Nanowire antenna
EP2605428A1 (en) * 2011-12-13 2013-06-19 The Boeing Company Nanowire antenna
EP2605429A1 (en) * 2011-12-13 2013-06-19 The Boeing Company Optical nanowire antenna with directional transmission
US20160207040A1 (en) * 2012-08-01 2016-07-21 University Of South Carolina Microfluidic devices for the generation of nano-vapor bubbles and their methods of manufacture and use
US9833780B2 (en) * 2012-08-01 2017-12-05 University Of South Carolina Microfluidic devices for the generation of nano-vapor bubbles and their methods of manufacture and use
CN102842662A (en) * 2012-09-10 2012-12-26 马鞍山圆融光电科技有限公司 Self-assembly preparation method for nano-pillar array compound semiconductor device
CN102890150A (en) * 2012-09-20 2013-01-23 上海集成电路研发中心有限公司 Manufacturing method of silicon nanowire arrays in biological chips
US10246768B2 (en) * 2014-04-02 2019-04-02 Technion Research & Development Founda Process for preparation of micron-sized single curved crystals of metals
US20160377549A1 (en) * 2015-06-24 2016-12-29 Industry-University Cooperation Foundation Sogang University Nanogap structure having ultrasmall void between metal cores and molecular sensing apparatus and method using the same, and method for preparing the nanogap structure by selective etching
US10520442B2 (en) * 2015-06-24 2019-12-31 Industry-University Cooperation Foundation Sogang University Nanogap structure having ultrasmall void between metal cores and molecular sensing apparatus and method using the same, and method for preparing the nanogap structure by selective etching

Also Published As

Publication number Publication date
KR20060091652A (en) 2006-08-21
US20090197416A1 (en) 2009-08-06
JP2006225258A (en) 2006-08-31
KR100682933B1 (en) 2007-02-15

Similar Documents

Publication Publication Date Title
US20060182966A1 (en) Silicon nano wire having a silicon-nitride shell and method of manufacturing the same
US6544870B2 (en) Silicon nitride film comprising amorphous silicon quantum dots embedded therein, its fabrication method and light-emitting device using the same
US9559255B2 (en) Epitaxial structure
EP1700935B1 (en) Nanowire structure and method of manufacturing the same
US8258497B2 (en) Fabricating electronic-photonic devices having an active layer with spherical quantum dots
KR20110020963A (en) Manufacturing method of metal oxide nanostructure and elctric element having the same
JP3710339B2 (en) GaN compound semiconductor light emitting device manufacturing method
JP4707475B2 (en) Compound semiconductor crystal growth method, semiconductor device and semiconductor substrate having compound semiconductor crystal layer grown using the growth method
JP4790723B2 (en) Silicon nitride film for light emitting element, light emitting element using the same, and method for manufacturing silicon nitride film for light emitting element
US20120286235A1 (en) Nanoscale chemical templating with oxygen reactive materials
JP4814562B2 (en) Nanostructure fabrication method
JPH11310776A (en) Luminescent material, production thereof, and luminescent element prepared by using the same
KR100334344B1 (en) Silicon nitride film comprising amorphous silicon quantum dot nanostructure embedded therein and light emitting diode containing same
WO2023037490A1 (en) Nanowires and method for producing same
JP2000077710A (en) Light emitting material and manufacture thereof as well as light emitting element using the same
JPH05347251A (en) Iii-v compound semiconductor vapor growth and semiconductor device
JP4041887B2 (en) Method for forming antimony quantum dots
JP2006108440A (en) Semiconductor device and its manufacturing method
Tanaka et al. GaN quantum dots in AlxGa1-xN confined layer structures
JP2005109366A (en) Semiconductor element and method for manufacturing the same
JPH11330551A (en) Formation of iii nitride semiconductor crystal substance and semiconductor element comprising that
Wang Growth, characterization and device application of gallium nitride nanowires grown by MOCVD without catalyst

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, EUN-KYUNG;CHOI, BYOUNG-LYONG;REEL/FRAME:017551/0491

Effective date: 20060208

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION