US20060166423A1 - Removal spacer formation with carbon film - Google Patents
Removal spacer formation with carbon film Download PDFInfo
- Publication number
- US20060166423A1 US20060166423A1 US11/040,782 US4078205A US2006166423A1 US 20060166423 A1 US20060166423 A1 US 20060166423A1 US 4078205 A US4078205 A US 4078205A US 2006166423 A1 US2006166423 A1 US 2006166423A1
- Authority
- US
- United States
- Prior art keywords
- plasma
- carbon
- layer
- etch
- oxygen plasma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910052799 carbon Inorganic materials 0.000 title claims abstract description 28
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 title claims abstract description 25
- 125000006850 spacer group Chemical group 0.000 title description 16
- 230000015572 biosynthetic process Effects 0.000 title 1
- 238000000034 method Methods 0.000 claims abstract description 23
- 239000000758 substrate Substances 0.000 claims abstract description 13
- 238000005468 ion implantation Methods 0.000 claims abstract description 11
- 238000004519 manufacturing process Methods 0.000 claims abstract description 11
- 150000001875 compounds Chemical class 0.000 claims abstract description 8
- 229910052785 arsenic Inorganic materials 0.000 claims abstract description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 20
- 239000001301 oxygen Substances 0.000 claims description 20
- 229910052760 oxygen Inorganic materials 0.000 claims description 20
- 238000005530 etching Methods 0.000 claims description 7
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 6
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 5
- 229910052731 fluorine Inorganic materials 0.000 claims description 5
- 239000011737 fluorine Substances 0.000 claims description 5
- 239000001257 hydrogen Substances 0.000 claims description 5
- 229910052739 hydrogen Inorganic materials 0.000 claims description 5
- 150000002500 ions Chemical class 0.000 claims description 5
- 238000000151 deposition Methods 0.000 claims description 4
- 229910052757 nitrogen Inorganic materials 0.000 claims description 3
- 229910052698 phosphorus Inorganic materials 0.000 claims description 3
- 210000002381 plasma Anatomy 0.000 claims 14
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 claims 2
- 239000007943 implant Substances 0.000 claims 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 14
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 14
- 239000007789 gas Substances 0.000 description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 229910052814 silicon oxide Inorganic materials 0.000 description 6
- 230000002939 deleterious effect Effects 0.000 description 4
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 229910052786 argon Inorganic materials 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 229910052734 helium Inorganic materials 0.000 description 2
- 150000001722 carbon compounds Chemical class 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6653—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using the removal of at least part of spacer, e.g. disposable spacer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
Definitions
- the invention relates to CMOS device structures, and in particular to high-performance CMOS devices.
- the first four figures show a prior art process of making a high-performance CMOS device.
- FIG. 1 an initial step is shown of a prior art CMOS device manufacturing process in which a silicon nitride layer 24 has been deposited on a substrate 22 .
- the silicon nitride layer 24 is also referred to here as the first spacer layer, and may have a thickness in the range of about 40-60 nm.
- FIG. 2 a silicon oxide layer 26 and a silicon nitride layer 28 have been deposited on the system of FIG. 1 .
- the silicon nitride layer 28 is also referred to here as the second spacer layer.
- the silicon oxide layer 26 may have a thickness in the range of about 15-20 nm, and the silicon nitride layer 28 may have a thickness in the range of about 60-100 nm. Each may be deposited in known fashion, e.g., by CVD.
- FIG. 3 shows the system of FIG. 2 in which an etch gas has been employed in known fashion.
- the etch gas is typically CxHyFz, although O2, He, Ar, etc. may also be used.
- the etch gas is used to etch the second spacer layer, i.e., the silicon nitride layer 28 .
- an ion implantation step is performed over the silicon nitride layer to form regions 23 .
- the etch of the second spacer layer employs an anisotropic condition, as well as detection of the end point to maintain the profile.
- the etch gas etches not only the silicon nitride layer 28 but also the silicon oxide layer 26 .
- the substrate 22 may undergo deleterious etching, due to the removal of layers that previously protected the same.
- the removal process etch employs anisotropic condition and typically is etched based on time.
- the invention is directed towards a method of making a CMOS device which includes applying a layer of a carbon film or carbon-containing compound to a substrate.
- a section of the carbon is etched with a plasma, e.g., an O2, Ar, N2, or He plasma.
- Ion-implantation, e.g., of As, B, or P, is performed in some of the etched areas, and then the carbon is removed with a second plasma.
- the carbon-containing compound may include hydrogen or fluorine.
- the invention is directed to a product made by this process.
- An embodiment of the invention provides a more convenient manufacturing process.
- An embodiment of the invention allows for less undesired etching.
- FIG. 1 shows an initial step of a prior art CMOS device manufacturing process in which a silicon nitride layer has been deposited on a substrate.
- FIG. 2 shows the system of FIG. 1 on which has been deposited a silicon oxide layer and a silicon nitride layer.
- FIG. 3 shows the system of FIG. 2 in which an etch gas has been employed.
- FIG. 4 shows the system of FIG. 3 in which the second silicon nitride layer has been removed.
- FIG. 5 shows a first embodiment of a CMOS device manufacturing process according to the invention in which a silicon nitride layer has been deposited on a substrate.
- FIG. 6 shows the results of a oxygen plasma etch of the device of FIG. 5 .
- FIG. 7 shows results of an ion-implantation step of the device of FIG. 6 .
- a silicon oxide etch back according to an embodiment of the invention.
- FIG. 8 shows the results of a oxygen plasma etch of the device of FIG. 7 to remove a spacer film.
- FIG. 9 shows a second embodiment of a CMOS device manufacturing process according to the invention
- FIG. 10 shows the results of a carbon film deposition over the device of FIG. 9 .
- FIG. 11 shows results of an oxygen plasma etch and ion-implantation step of the device of FIG. 10 .
- FIG. 12 shows the results of an oxygen plasma etch of the device of FIG. 11 to remove a spacer film.
- a first embodiment is shown of a CMOS device manufacturing process according to the invention in which a carbon mask spacer layer 36 has been deposited on a substrate 34 .
- the carbon mask layer 36 may be deposited in a number of ways, including via depositing a carbon compound comprising hydrogen or fluorine. In such cases, the hydrogen or fluorine constituent may be removed with an oxygen plasma.
- results are shown of an RIE process such as an oxygen plasma etch of the device of FIG. 5 .
- an oxygen plasma etch is employed to remove a portion of the carbon mask layer 36 as shown.
- gases may include, e.g., argon, nitrogen, and helium.
- Relevant parameters for such an etch include pressure, power, gas species, gas ratio, temperature, time and end point detection.
- an ion-implantation step may be performed (see element 42 of FIG. 7 ). Typical types of ions that would be implanted may be, e.g., P, As, or B.
- the results of the ion-implantation step are implantation areas 38 , which may be about 50 nm deep.
- an oxygen plasma etch of the device of FIG. 7 may be performed to remove the carbon spacer film.
- a wet etch may also be employed.
- C12 and O2 may also be employed to etch carbon, although the selectivity would be required to be high.
- the result of the steps of FIGS. 5-8 are a more conveniently-manufactured device having less deleterious etching.
- a process step can be removed because the carbon spacer film and the photoresist can be removed by the same oxygen plasma in the same step.
- a second embodiment is shown of a CMOS device manufacturing process according to the invention in which an underlayer layer 46 , i.e., a first spacer layer, has been deposited on a substrate 44 .
- Underlayer 46 may be made of silicon oxide or silicon nitride, and may be deposited with a CVD process.
- results are shown of a carbon film spacer layer 48 deposition over the device of FIG. 9 .
- Carbon film spacer layer 48 may also be deposited with CVD.
- FIG. 11 shows results of an oxygen plasma etch and ion-implantation step of the device of FIG. 10 .
- the oxygen plasma etch is used to remove certain portions of the carbon film spacer layer 48 .
- the ion-implantation step is indicated by element 54 , and the result is implantation areas 52 .
- the results are shown of an oxygen plasma etch of the device of FIG. 11 to remove the carbon film spacer layer 48 .
- the underlayer 46 is used because there are PFETs and NFETs present on the same chip. Sometimes one of the varieties of FETs requires the carbon spacer, while the other variety does not. In this case, the underlayer 46 is used so that at least one such layer is present between the device and the substrate.
- the result of the steps of FIGS. 9-12 are a more conveniently-manufactured device having less deleterious etching.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
A method of making a CMOS device, and a product made by the process. The process includes applying a layer of a carbon film or carbon-containing compound to a substrate. A section of the carbon is etched with a plasma, e.g., an O2, Ar, N2, or He plasma. Ion-implantation, e.g., of As, B, or P, is performed in some of the etched areas, and the carbon is removed with a second plasma.
Description
- The invention relates to CMOS device structures, and in particular to high-performance CMOS devices.
- The first four figures show a prior art process of making a high-performance CMOS device. Referring to
FIG. 1 , an initial step is shown of a prior art CMOS device manufacturing process in which asilicon nitride layer 24 has been deposited on asubstrate 22. Thesilicon nitride layer 24 is also referred to here as the first spacer layer, and may have a thickness in the range of about 40-60 nm. Referring next toFIG. 2 , asilicon oxide layer 26 and asilicon nitride layer 28 have been deposited on the system ofFIG. 1 . Thesilicon nitride layer 28 is also referred to here as the second spacer layer. Thesilicon oxide layer 26 may have a thickness in the range of about 15-20 nm, and thesilicon nitride layer 28 may have a thickness in the range of about 60-100 nm. Each may be deposited in known fashion, e.g., by CVD. - The next step in processing typically involves an etch.
FIG. 3 shows the system ofFIG. 2 in which an etch gas has been employed in known fashion. The etch gas is typically CxHyFz, although O2, He, Ar, etc. may also be used. The etch gas is used to etch the second spacer layer, i.e., thesilicon nitride layer 28. Following use of the etch gas, an ion implantation step is performed over the silicon nitride layer to formregions 23. The etch of the second spacer layer employs an anisotropic condition, as well as detection of the end point to maintain the profile. - However, deleterious consequences result from the use of the etch gas. In particular, the etch gas etches not only the
silicon nitride layer 28 but also thesilicon oxide layer 26. Furthermore, in the removal process (seeFIG. 4 ) of the second spacer layer, i.e.silicon nitride layer 28, thesubstrate 22 may undergo deleterious etching, due to the removal of layers that previously protected the same. The removal process etch employs anisotropic condition and typically is etched based on time. - The above prior art process is encumbered with numerous process steps and undesired etching.
- In one aspect, the invention is directed towards a method of making a CMOS device which includes applying a layer of a carbon film or carbon-containing compound to a substrate. A section of the carbon is etched with a plasma, e.g., an O2, Ar, N2, or He plasma. Ion-implantation, e.g., of As, B, or P, is performed in some of the etched areas, and then the carbon is removed with a second plasma. The carbon-containing compound may include hydrogen or fluorine. In another aspect, the invention is directed to a product made by this process.
- Advantages of the invention include the following. An embodiment of the invention provides a more convenient manufacturing process. An embodiment of the invention allows for less undesired etching.
- Other advantages will be apparent from the description that follows, including the figures.
-
FIG. 1 shows an initial step of a prior art CMOS device manufacturing process in which a silicon nitride layer has been deposited on a substrate. -
FIG. 2 shows the system ofFIG. 1 on which has been deposited a silicon oxide layer and a silicon nitride layer. -
FIG. 3 shows the system ofFIG. 2 in which an etch gas has been employed. -
FIG. 4 shows the system ofFIG. 3 in which the second silicon nitride layer has been removed. -
FIG. 5 shows a first embodiment of a CMOS device manufacturing process according to the invention in which a silicon nitride layer has been deposited on a substrate. -
FIG. 6 shows the results of a oxygen plasma etch of the device ofFIG. 5 . -
FIG. 7 shows results of an ion-implantation step of the device ofFIG. 6 . a silicon oxide etch back according to an embodiment of the invention. -
FIG. 8 shows the results of a oxygen plasma etch of the device ofFIG. 7 to remove a spacer film. -
FIG. 9 shows a second embodiment of a CMOS device manufacturing process according to the invention -
FIG. 10 shows the results of a carbon film deposition over the device ofFIG. 9 . -
FIG. 11 shows results of an oxygen plasma etch and ion-implantation step of the device ofFIG. 10 . -
FIG. 12 shows the results of an oxygen plasma etch of the device ofFIG. 11 to remove a spacer film. - Note that in all figures, like shading may generally represent like elemental composition or like compounds. Not all elements have reference numerals, for clarity.
- Referring to
FIG. 5 , a first embodiment is shown of a CMOS device manufacturing process according to the invention in which a carbonmask spacer layer 36 has been deposited on asubstrate 34. Thecarbon mask layer 36 may be deposited in a number of ways, including via depositing a carbon compound comprising hydrogen or fluorine. In such cases, the hydrogen or fluorine constituent may be removed with an oxygen plasma. - Referring to
FIG. 6 , results are shown of an RIE process such as an oxygen plasma etch of the device ofFIG. 5 . In particular, an oxygen plasma etch is employed to remove a portion of thecarbon mask layer 36 as shown. Other types of gases may also be used, with associated operating regimes. These other gases may include, e.g., argon, nitrogen, and helium. Relevant parameters for such an etch include pressure, power, gas species, gas ratio, temperature, time and end point detection. Following the oxygen plasma etch, an ion-implantation step may be performed (seeelement 42 ofFIG. 7 ). Typical types of ions that would be implanted may be, e.g., P, As, or B. The results of the ion-implantation step areimplantation areas 38, which may be about 50 nm deep. - Following such implantation, and referring to
FIG. 8 , an oxygen plasma etch of the device ofFIG. 7 may be performed to remove the carbon spacer film. A wet etch may also be employed. Besides oxygen, C12 and O2 may also be employed to etch carbon, although the selectivity would be required to be high. The result of the steps ofFIGS. 5-8 are a more conveniently-manufactured device having less deleterious etching. Other advantages inure as well, including that an etch stop film is no longer necessary in the spacer etch, particularly as the oxygen plasma cannot etch the substrate. Further, a process step can be removed because the carbon spacer film and the photoresist can be removed by the same oxygen plasma in the same step. - Referring to
FIG. 9 , a second embodiment is shown of a CMOS device manufacturing process according to the invention in which anunderlayer layer 46, i.e., a first spacer layer, has been deposited on asubstrate 44.Underlayer 46 may be made of silicon oxide or silicon nitride, and may be deposited with a CVD process. Referring toFIG. 10 , results are shown of a carbonfilm spacer layer 48 deposition over the device ofFIG. 9 . Carbonfilm spacer layer 48 may also be deposited with CVD. -
FIG. 11 shows results of an oxygen plasma etch and ion-implantation step of the device ofFIG. 10 . In particular, the oxygen plasma etch is used to remove certain portions of the carbonfilm spacer layer 48. The ion-implantation step is indicated by element 54, and the result isimplantation areas 52. - Finally, and referring to
FIG. 12 , the results are shown of an oxygen plasma etch of the device ofFIG. 11 to remove the carbonfilm spacer layer 48. It is noted that theunderlayer 46 is used because there are PFETs and NFETs present on the same chip. Sometimes one of the varieties of FETs requires the carbon spacer, while the other variety does not. In this case, theunderlayer 46 is used so that at least one such layer is present between the device and the substrate. - The result of the steps of
FIGS. 9-12 are a more conveniently-manufactured device having less deleterious etching. Other advantages inure as well, including that an etch stop film is no longer necessary in the spacer etch, particularly as the oxygen plasma cannot etch the substrate. - The invention has been described with respect to certain embodiments. However, the invention is not to be limited to those embodiments described; rather, the invention is limited solely by the claims appended hereto, and equivalents thereof.
Claims (14)
1. A method of making a CMOS device, comprising:
applying a first layer of carbon film or carbon-containing compound to a substrate;
etching a predetermined section of the first layer wit a first plasma;
performing an ion-implantation step to implant ions in at least a portion of the etched areas; and
removing the first layer with a second plasma.
2. The method of claim 1 , wherein the first plasma is an oxygen plasma.
3. The method of claim 1 , wherein the second plasma is an oxygen plasma.
4. The method of claim 1 , wherein the ions are chosen from the group consisting of: As, B, and P.
5. A product produced by the process of claim 1 .
6. The method of claim 1 , wherein the carbon-containing compound includes hydrogen or fluorine.
7. The method of claim 1 , wherein the first or second plasmas are chosen from the group consisting of: Ar, nitrogen, and He.
8. A method of making a CMOS device, comprising:
depositing an underlayer on a substrate;
applying a first layer of carbon film or carbon-containing compound to the underlayer,
etching a predetermined section of the first layer with a first plasma;
performing an ion-implantation step to implant ions in at least a portion of the etched areas; and
removing the first layer with a second plasma.
9. The method of claim 8 , wherein the first plasma is an oxygen plasma.
10. The method of claim 8 , wherein the second plasma is an oxygen plasma.
11. The method of claim 8 , wherein the ions are chosen from the group consisting of: As, B, and P.
12. A product produced by the process of claim 8 .
13. The method of claim 8 , wherein the carbon-containing compound includes hydrogen or fluorine.
14. The method of claim 8 , wherein the first or second plasmas are chosen from the group consisting of: Ar, nitrogen, and He.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/040,782 US20060166423A1 (en) | 2005-01-21 | 2005-01-21 | Removal spacer formation with carbon film |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/040,782 US20060166423A1 (en) | 2005-01-21 | 2005-01-21 | Removal spacer formation with carbon film |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060166423A1 true US20060166423A1 (en) | 2006-07-27 |
Family
ID=36697370
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/040,782 Abandoned US20060166423A1 (en) | 2005-01-21 | 2005-01-21 | Removal spacer formation with carbon film |
Country Status (1)
Country | Link |
---|---|
US (1) | US20060166423A1 (en) |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4994404A (en) * | 1989-08-28 | 1991-02-19 | Motorola, Inc. | Method for forming a lightly-doped drain (LDD) structure in a semiconductor device |
US6559017B1 (en) * | 2002-06-13 | 2003-05-06 | Advanced Micro Devices, Inc. | Method of using amorphous carbon as spacer material in a disposable spacer process |
US6645797B1 (en) * | 2002-12-06 | 2003-11-11 | Advanced Micro Devices, Inc. | Method for forming fins in a FinFET device using sacrificial carbon layer |
US6780753B2 (en) * | 2002-05-31 | 2004-08-24 | Applied Materials Inc. | Airgap for semiconductor devices |
US6818519B2 (en) * | 2002-09-23 | 2004-11-16 | Infineon Technologies Ag | Method of forming organic spacers and using organic spacers to form semiconductor device features |
US6841341B2 (en) * | 2000-02-17 | 2005-01-11 | Applied Materials, Inc. | Method of depositing an amorphous carbon layer |
US20050042879A1 (en) * | 2003-08-22 | 2005-02-24 | Zhiping Yin | Masking methods |
US6864164B1 (en) * | 2002-12-17 | 2005-03-08 | Advanced Micro Devices, Inc. | Finfet gate formation using reverse trim of dummy gate |
US20060094194A1 (en) * | 2004-11-04 | 2006-05-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Advanced disposable spacer process by low-temperature high-stress nitride film for sub-90NM CMOS technology |
-
2005
- 2005-01-21 US US11/040,782 patent/US20060166423A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4994404A (en) * | 1989-08-28 | 1991-02-19 | Motorola, Inc. | Method for forming a lightly-doped drain (LDD) structure in a semiconductor device |
US6841341B2 (en) * | 2000-02-17 | 2005-01-11 | Applied Materials, Inc. | Method of depositing an amorphous carbon layer |
US6780753B2 (en) * | 2002-05-31 | 2004-08-24 | Applied Materials Inc. | Airgap for semiconductor devices |
US6559017B1 (en) * | 2002-06-13 | 2003-05-06 | Advanced Micro Devices, Inc. | Method of using amorphous carbon as spacer material in a disposable spacer process |
US6818519B2 (en) * | 2002-09-23 | 2004-11-16 | Infineon Technologies Ag | Method of forming organic spacers and using organic spacers to form semiconductor device features |
US6645797B1 (en) * | 2002-12-06 | 2003-11-11 | Advanced Micro Devices, Inc. | Method for forming fins in a FinFET device using sacrificial carbon layer |
US6864164B1 (en) * | 2002-12-17 | 2005-03-08 | Advanced Micro Devices, Inc. | Finfet gate formation using reverse trim of dummy gate |
US20050042879A1 (en) * | 2003-08-22 | 2005-02-24 | Zhiping Yin | Masking methods |
US20060094194A1 (en) * | 2004-11-04 | 2006-05-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Advanced disposable spacer process by low-temperature high-stress nitride film for sub-90NM CMOS technology |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5296672B2 (en) | Structure having stressor and method for manufacturing the same | |
US7288482B2 (en) | Silicon nitride etching methods | |
US9780000B2 (en) | Method for forming spacers for a transitor gate | |
CN113632208A (en) | Independent control of etch and passivation gas compositions for highly selective silicon oxide/silicon nitride etching | |
US20030096507A1 (en) | Backside protection films | |
US6235591B1 (en) | Method to form gate oxides of different thicknesses on a silicon substrate | |
US6579766B1 (en) | Dual gate oxide process without critical resist and without N2 implant | |
US20060166423A1 (en) | Removal spacer formation with carbon film | |
KR20190068464A (en) | Technique for multi-patterning substrates | |
US20060292883A1 (en) | Etching of silicon nitride with improved nitride-to-oxide selectivity utilizing halogen bromide/chlorine plasma | |
US10937662B2 (en) | Method of isotropic etching of silicon oxide utilizing fluorocarbon chemistry | |
US7030036B2 (en) | Method of forming oxide layer in semiconductor device | |
US7947568B2 (en) | Method of manufacturing semiconductor device | |
US20070037395A1 (en) | Stringer elimination in a BiCMOS process | |
JP2007149812A (en) | Manufacturing method of semiconductor device | |
US7338881B2 (en) | Method for manufacturing semiconductor element | |
US20130072013A1 (en) | Etching Method and Apparatus | |
JP2002184856A (en) | Method for isolating semiconductor element | |
US6180532B1 (en) | Method for forming a borderless contact hole | |
US20060194442A1 (en) | Procede method for cleaning a semiconductor | |
WO2004012256A1 (en) | Process for manufacturing mosfets using amorphous carbon replacement gate and structures formed in accordance therewith | |
JP2008108913A (en) | Method of manufacturing semiconductor device | |
US9070634B1 (en) | Semiconductor device comprising a surface portion implanted with nitrogen and fluorine | |
US9142422B2 (en) | Methods of fabricating defect-free semiconductor structures | |
KR100348313B1 (en) | Method for fabricating semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SONY ELECTRONICS INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ISEDA, SEIJI;REEL/FRAME:016212/0693 Effective date: 20050118 Owner name: SONY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ISEDA, SEIJI;REEL/FRAME:016212/0693 Effective date: 20050118 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |