US20060095670A1 - System, method and storage medium for providing an inter-integrated circuit (I2C) slave with read/write access to random access memory - Google Patents
System, method and storage medium for providing an inter-integrated circuit (I2C) slave with read/write access to random access memory Download PDFInfo
- Publication number
- US20060095670A1 US20060095670A1 US10/977,758 US97775804A US2006095670A1 US 20060095670 A1 US20060095670 A1 US 20060095670A1 US 97775804 A US97775804 A US 97775804A US 2006095670 A1 US2006095670 A1 US 2006095670A1
- Authority
- US
- United States
- Prior art keywords
- storage device
- master
- data
- slave
- slave device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
Definitions
- the invention relates to an inter-integrated circuit (I2C) slave device and, in particular, to providing the I2C slave device with read/write access to a random access memory (RAM) device.
- I2C inter-integrated circuit
- RAM random access memory
- I2C is a serial computer bus protocol that is typically utilized to connect integrated circuits (e.g., peripherals) in an embedded system or motherboard through the use of two bi-directional pins (clock and data).
- I2C is a multi-master bus that allows multiple integrated circuits to be connected to the same bus with each one having the ability to act as the I2C master device by initiating a data transfer.
- I2C slave devices are utilized in programmable logic devices (PLDs) for many applications such as I2C multiplexing and I2C based microprocessor control.
- PLDs programmable logic devices
- An I2C slave device contains registers than can be written to and read from by an I2C master device.
- a PLD e.g., a field programmable gate array “FPGA” and a complex programming logic device “CPLD”
- each bit of an eight bit register consumes one logic element (e.g., in a FPGA) or one macrocell (e.g., in a CPLD) within the PLD.
- a two hundred and fifty six register I2C slave would consume two thousand and forty eight logic elements (or macrocells), or about one third of the logic elements in a typical six thousand logic element device.
- Exemplary embodiments of the present invention include a method for data access via an inter-integrated circuit (I2C) protocol.
- the method includes receiving an I2C read command at an I2C slave device, where the I2C read command is from an I2C master device.
- the method also includes reading stored data from a storage device in response to receiving an I2C read command.
- the stored data is at a first location in the storage device corresponding to a value in a register array pointer in the I2C slave device.
- the stored data is transmitted to the I2C master device in response to the reading.
- the method also includes receiving an I2C write command at the I2C slave device, where the I2C write command is from the I2C master device and the write command includes master data and a slave device register address.
- the master data is written to the storage device in response to receiving the I2C write command, with the master data being written at a second location in the storage device corresponding to the slave device register address.
- FIG. 1 For exemplary embodiments, include a storage medium for data access via an I2C protocol.
- the storage medium is encoded with machine readable computer program code for causing a computer to implement a method.
- the method includes receiving an I2C read command at an I2C slave device, where the I2C read command is from an I2C master device.
- the method also includes reading stored data from a storage device in response to receiving an I2C read command.
- the stored data is at a first location in the storage device corresponding to a value in a register array pointer in the I2C slave device.
- the stored data is transmitted to the I2C master device in response to the reading.
- the method also includes receiving an I2C write command at the I2C slave device, where the I2C write command is from the I2C master device and the write command includes master data and a slave device register address.
- the master data is written to the storage device in response to receiving the I2C write command, with the master data being written at a second location in the storage device corresponding to the slave device register address.
- Additional exemplary embodiments include an I2C slave device with a register array pointer, a serial data port, a serial clock port, a plurality of storage device ports and a microprocessor.
- the register array pointer contains a current register location value.
- the serial data port and serial clock port are adapted for receiving commands from an I2C master device.
- the storage device ports are adapted for communicating with a storage device.
- the microprocessor includes instructions to implement a method. The method includes receiving an I2C read command at the I2C slave device via the serial data port and the serial clock port.
- the stored data is read from the storage device via the storage device ports in response to receiving the I2C read command.
- the stored data is at a first location in the storage device corresponding to a value in the register array pointer.
- the stored data is transmitted to the I2C master device via the serial data port in response to the reading.
- the method also includes receiving an I2C write command at the I2C slave device via the serial data port and the serial clock port.
- the write command is from the I2C master device and the write command includes master data and a slave device register address.
- the master data is written to the storage device via the storage device ports in response to receiving the I2C write command, where the master data is written at a second location in the storage device corresponding to the slave device register address.
- FIG. 1 depicts a block diagram of a system that may be utilized by exemplary embodiments of the present invention.
- FIG. 2 depicts a process flow that may be implemented by exemplary embodiments of the present invention.
- Exemplary embodiments of the present invention include an I2C slave being implemented with a programmable device.
- the I2C slave device contains eight bit registers that allow for an I2C master device to read data from and write data to the I2C slave device.
- Exemplary embodiments of the present invention replace the standard I2C register implementation with a RAM device implementation.
- the I2C slave state machine, or logic has been altered such that when the I2C master attempts to access the registers in the I2C slave device, the data being accessed is actually stored in a low cost RAM array (internal to the FPGA or CPLD).
- the RAM array for storage instead of the registers on the I2C slave device, costly logic element resources may be saved.
- the I2C master device interaction with the RAM is no different than the traditional register access and therefore, this implementation is transparent to the user. Therefore, logic in the I2C master device does not have to be changed in order to utilize exemplary embodiments of the present invention.
- a microprocessor with memory is receptive to signals from an I2C slave device and is largely considered to be an extension of such I2C slave. It is more efficient to utilize the RAM rather than to utilize countless banks of logic elements for register storage.
- FIG. 1 depicts a block diagram of a system that may be utilized by exemplary embodiments of the present invention.
- a programmable logic device (PLD) 102 e.g., FPGA and CPLD
- I2C slave device 108 includes an I2C slave device 108 , a volatile or non-volatile RAM device 118 and an imbedded microprocessor 122 .
- I2C slave device 108 includes the serial data line 104 and the serial clock line 106 .
- the I2C slave device 108 on a PLD 102 with a serial data line 104 and a serial clock line 106 are the components typically utilized by an I2C master device communicating with an I2C slave device 108 located on a PLD 102 to read and/or to write data to the I2C slave device 108 .
- a memory write signal 110 Also included in FIG. 1 is a memory write signal 110 , a memory read signal 112 , a memory address signal 116 , and a write enable signal 114 all communicating between the I2C slave device 108 and the RAM device 118 .
- the memory write signal 110 , memory read signal 112 , memory address signal 116 and write enable signal 114 provide access to the RAM device 118 from the I2C slave device 108 .
- a standard I2C state machine is typically monitoring the serial data line 104 looking for the level of a read/write bit.
- the read/write bit may be positioned as the eighth bit in an eight bit data transfer where the first seven bits specify a slave device address.
- the state machine jumps to its read state and sends the data stored in a register to the I2C master device.
- the state machine jumps to its write state and allows the I2C master device to store eight bit data into a register on the I2C slave device 108 .
- the read and write states have been altered to allow interaction with a RAM device 118 .
- the write state now pulses the write enable signal 114 to trigger a write sequence to the RAM device 118 .
- the read state sets the memory address and reads data from the RAM device 118 .
- the RAM device 118 may be implemented by any kind of RAM device 118 with one or more ports.
- the RAM device 118 depicted in FIG. 1 is a dual port RAM device 118 with a further communication link 120 to an imbedded microprocessor 122 .
- the imbedded microprocessor 122 can also read data from and write data to the RAM device 118 via the communication link 120 . In this manner, the imbedded microprocessor 122 may update the data being read by the I2C slave device 108 .
- the microprocessor 122 may read the data being stored by the RAM device 118 for the I2C slave device 108 and take other actions based on the values of this data.
- Alternate exemplary embodiments include having the RAM device 118 located externally to the PLD 102 .
- Other alternate exemplary embodiments do not include the imbedded microprocessor 122 depicted in FIG. 1 , or alternatively, they include the embedded microprocessor 122 being located externally to the PLD 102 .
- the RAM device 118 and the PLD 102 may share a power source, or have separate power sources.
- the previous configurations are intended to be exemplary in nature, and any configuration that utilizes a RAM device 118 to store I2C slave device 108 data without changing the I2C master device interface may be implemented by exemplary embodiments of the present invention.
- FIG. 2 depicts a process flow that may be implemented by exemplary embodiments of the present invention.
- a slave address and read/write command from an I2C master device is received at an I2C slave device 108 .
- the I2C master device sends eight bits to the I2C slave device 108 , with the first seven bits representing the slave device address and the last bit including the read/write command bit.
- the read/write command bit is a “1” to indicate a read command and a “0” to indicate a write command.
- a check is made by the I2C slave device 108 to determine if the slave address corresponds to the I2C slave device 108 .
- step 206 is performed and no action is taken because the read/write command does not pertain to the slave device 108 receiving the slave address and read/write command. If it is determined, at step 204 , that the slave address corresponds to the I2C slave device 108 , then the slave acknowledges the address by a single pulse low of the SDA line, such that the next bitstream may be sent and step 208 is performed to determine the value of the read/write command.
- step 220 is performed to read data from the RAM device 118 via the I2C slave device 108 .
- Steps 202 through 208 are the same steps that would be performed using a standard I2C protocol for reading data from a register in an I2C slave device 108 .
- the I2C slave device 108 would then return the data in the register currently being pointed to by a register array pointer (in the I2C slave device 108 ) to the I2C master device.
- steps 220 through 224 are performed to return data from the RAM device 118 to the I2C master device.
- the RAM address is set to the value of the register array pointer in the I2C slave device 108 .
- the RAM address is then sent to the RAM device via the memory address signal 116 .
- the data located at the RAM address is transmitted to the I2C slave device 108 via the memory read signal 112 .
- the data from the memory read signal 112 is input to the memory-out value on the I2C slave device 108 and, at step 224 , sent to the I2C master device via the serial data line 104 .
- data from the RAM device 118 is sent to the I2C master device in response to a read request from the I2C master device in a manner that is transparent to the I2C master device.
- step 224 has been performed, the read is complete.
- step 210 is performed to write data to the RAM device 118 in communication with the I2C slave device 108 .
- the register address is received from the I2C master and the I2C slave device 108 acknowledges the register address.
- Steps 202 through 210 are the same steps that would be performed using a standard I2C protocol for writing data from an I2C master device to a register in an I2C slave device 108 . Because exemplary embodiments of the present invention utilize a RAM device 118 for storing data instead of registers within the I2C slave device 108 , an additional step, step 212 is performed.
- the I2C slave device 108 prepares to strobe the write enable signal 114 to write to the RAM device 118 .
- the I2C slave device 108 stores the register address received from the I2C master device into the register array pointer.
- data is received from the I2C master device and the I2C slave device 108 acknowledges the data.
- Steps 214 and 216 are the same steps that would be performed using a standard I2C protocol for writing data from an I2C master device to a register in an I2C slave device 108 .
- the I2C slave device 108 would then write the data to the register in the I2C slave device 108 currently being pointed to by the register array pointer.
- step 218 is performed to write the data from the I2C master device to the RAM device 118 .
- memory in is set to the value of the data received from the I2C master device and transmitted to the RAM device 118 via the memory write signal 110 .
- the RAM address is set to the value of the register array pointer in the I2C slave device 108 and transmitted to the RAM device 118 via the memory address signal 116 .
- the write enable signal 114 is strobed to write the data to the RAM device 118 .
- data from the I2C master device is stored in the RAM device 118 in response to a write request from the I2C master device in a manner that is transparent to the I2C master device.
- step 218 has been performed, the write is complete.
- This invention is generically applicable to systems employing the i2c bus standard where said i2c logic resides in a FPGA, ASIC, or CPLD.
- Applications may include but are not limited to automotive uses such as instrumentation, personal entertainment devices such as video games, and medical instrumentation
- Our use of this invention is a highly silicon area and/or logic element efficient implementation of I2C register space operative to make information available to a variety of i2c devices in an enterprise computing platform
- Exemplary embodiments of the present invention may be utilized to provide an interface to RAM via an I2C slave device in a manner that is transparent to an I2C master device.
- RAM may be easily attached to the I2C slave device because the only logic change required is to the particular I2C slave device and not to the I2C master device.
- the use of RAM for I2C slave device allows logic elements within a PLD to be freed up for other uses.
- a RAM may be non-volatile and therefore, data that would be lost in the event of an power outage if kept in registers in the I2C slave device, may still be available if kept in a non-volatile RAM.
- the embodiments of the invention may be embodied in the form of computer-implemented processes and apparatuses for practicing those processes.
- Embodiments of the invention may also be embodied in the form of computer program code containing instructions embodied in tangible media, such as floppy diskettes, CD-ROMs, hard drives, or any other computer-readable storage medium, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention.
- the present invention can also be embodied in the form of computer program code, for example, whether stored in a storage medium, loaded into and/or executed by a computer, or transmitted over some transmission medium, such as over electrical wiring or cabling, through fiber optics, or via electromagnetic radiation, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention.
- computer program code segments configure the microprocessor to create specific logic circuits.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Abstract
A method for data access via an inter-integrated circuit (I2C) protocol. The method includes receiving an I2C read command at an I2C slave device, where the I2C read command is from an I2C master device. The method also includes reading stored data from a storage device in response to receiving an I2C read command. The stored data is at a first location in the storage device corresponding to a value in a register array pointer in the I2C slave device. The stored data is transmitted to the I2C master device in response to the reading. The method also includes receiving an I2C write command at the I2C slave device, where the I2C write command is from the I2C master device and the write command includes master data and a slave device register address. The master data is written to the storage device in response to receiving the I2C write command, with the master data being written at a second location in the storage device corresponding to the slave device register address.
Description
- The invention relates to an inter-integrated circuit (I2C) slave device and, in particular, to providing the I2C slave device with read/write access to a random access memory (RAM) device.
- I2C is a serial computer bus protocol that is typically utilized to connect integrated circuits (e.g., peripherals) in an embedded system or motherboard through the use of two bi-directional pins (clock and data). I2C is a multi-master bus that allows multiple integrated circuits to be connected to the same bus with each one having the ability to act as the I2C master device by initiating a data transfer. I2C slave devices are utilized in programmable logic devices (PLDs) for many applications such as I2C multiplexing and I2C based microprocessor control.
- An I2C slave device contains registers than can be written to and read from by an I2C master device. When an I2C slave device is implemented in a PLD (e.g., a field programmable gate array “FPGA” and a complex programming logic device “CPLD”), each bit of an eight bit register consumes one logic element (e.g., in a FPGA) or one macrocell (e.g., in a CPLD) within the PLD. For example, a two hundred and fifty six register I2C slave would consume two thousand and forty eight logic elements (or macrocells), or about one third of the logic elements in a typical six thousand logic element device. The fewer logic elements consumed, the better, as the cost of a digital logic design is often measured as the ratio of the number of logic elements consumed per dollar cost of the device. As the required logic count of a design increases, the costs associated with the device will rise accordingly.
- Exemplary embodiments of the present invention include a method for data access via an inter-integrated circuit (I2C) protocol. The method includes receiving an I2C read command at an I2C slave device, where the I2C read command is from an I2C master device. The method also includes reading stored data from a storage device in response to receiving an I2C read command. The stored data is at a first location in the storage device corresponding to a value in a register array pointer in the I2C slave device. The stored data is transmitted to the I2C master device in response to the reading. The method also includes receiving an I2C write command at the I2C slave device, where the I2C write command is from the I2C master device and the write command includes master data and a slave device register address. The master data is written to the storage device in response to receiving the I2C write command, with the master data being written at a second location in the storage device corresponding to the slave device register address.
- Further exemplary embodiments include a storage medium for data access via an I2C protocol. The storage medium is encoded with machine readable computer program code for causing a computer to implement a method. The method includes receiving an I2C read command at an I2C slave device, where the I2C read command is from an I2C master device. The method also includes reading stored data from a storage device in response to receiving an I2C read command. The stored data is at a first location in the storage device corresponding to a value in a register array pointer in the I2C slave device. The stored data is transmitted to the I2C master device in response to the reading. The method also includes receiving an I2C write command at the I2C slave device, where the I2C write command is from the I2C master device and the write command includes master data and a slave device register address. The master data is written to the storage device in response to receiving the I2C write command, with the master data being written at a second location in the storage device corresponding to the slave device register address.
- Additional exemplary embodiments include an I2C slave device with a register array pointer, a serial data port, a serial clock port, a plurality of storage device ports and a microprocessor. The register array pointer contains a current register location value. The serial data port and serial clock port are adapted for receiving commands from an I2C master device. The storage device ports are adapted for communicating with a storage device. The microprocessor includes instructions to implement a method. The method includes receiving an I2C read command at the I2C slave device via the serial data port and the serial clock port. The stored data is read from the storage device via the storage device ports in response to receiving the I2C read command. The stored data is at a first location in the storage device corresponding to a value in the register array pointer. The stored data is transmitted to the I2C master device via the serial data port in response to the reading. The method also includes receiving an I2C write command at the I2C slave device via the serial data port and the serial clock port. The write command is from the I2C master device and the write command includes master data and a slave device register address. The master data is written to the storage device via the storage device ports in response to receiving the I2C write command, where the master data is written at a second location in the storage device corresponding to the slave device register address.
- Referring now to the drawings wherein like elements are numbered alike in the several FIGURES:
-
FIG. 1 depicts a block diagram of a system that may be utilized by exemplary embodiments of the present invention; and -
FIG. 2 depicts a process flow that may be implemented by exemplary embodiments of the present invention. - Exemplary embodiments of the present invention include an I2C slave being implemented with a programmable device. In a standard I2C implementation, the I2C slave device contains eight bit registers that allow for an I2C master device to read data from and write data to the I2C slave device. Exemplary embodiments of the present invention replace the standard I2C register implementation with a RAM device implementation. The I2C slave state machine, or logic, has been altered such that when the I2C master attempts to access the registers in the I2C slave device, the data being accessed is actually stored in a low cost RAM array (internal to the FPGA or CPLD). By using the RAM array for storage instead of the registers on the I2C slave device, costly logic element resources may be saved. The I2C master device interaction with the RAM is no different than the traditional register access and therefore, this implementation is transparent to the user. Therefore, logic in the I2C master device does not have to be changed in order to utilize exemplary embodiments of the present invention.
- In a traditional I2C slave device, discrete registers are implemented using latch circuits to create “storage cells.” This may be efficient when there is no microprocessor present, but becomes less efficient in systems where accessible RAM exists. In an exemplary embodiment of the present invention, a microprocessor with memory is receptive to signals from an I2C slave device and is largely considered to be an extension of such I2C slave. It is more efficient to utilize the RAM rather than to utilize countless banks of logic elements for register storage.
-
FIG. 1 depicts a block diagram of a system that may be utilized by exemplary embodiments of the present invention. A programmable logic device (PLD) 102 (e.g., FPGA and CPLD) includes an I2C slave device 108, a volatile ornon-volatile RAM device 118 and animbedded microprocessor 122. Inputs to the I2C slave device 108 include theserial data line 104 and theserial clock line 106. The I2C slave device 108 on aPLD 102 with aserial data line 104 and aserial clock line 106 are the components typically utilized by an I2C master device communicating with an I2C slave device 108 located on aPLD 102 to read and/or to write data to the I2C slave device 108. - Also included in
FIG. 1 is amemory write signal 110, amemory read signal 112, amemory address signal 116, and a write enablesignal 114 all communicating between the I2C slave device 108 and theRAM device 118. The memory writesignal 110,memory read signal 112,memory address signal 116 and write enablesignal 114 provide access to theRAM device 118 from the I2C slave device 108. - A standard I2C state machine is typically monitoring the
serial data line 104 looking for the level of a read/write bit. The read/write bit may be positioned as the eighth bit in an eight bit data transfer where the first seven bits specify a slave device address. When the read/write bit is set to read, the state machine jumps to its read state and sends the data stored in a register to the I2C master device. When the read/write bit is set to write, the state machine jumps to its write state and allows the I2C master device to store eight bit data into a register on the I2C slave device 108. In exemplary embodiments of the present invention, the read and write states have been altered to allow interaction with aRAM device 118. The write state now pulses the write enablesignal 114 to trigger a write sequence to theRAM device 118. The read state sets the memory address and reads data from theRAM device 118. - The
RAM device 118 may be implemented by any kind ofRAM device 118 with one or more ports. TheRAM device 118 depicted inFIG. 1 is a dualport RAM device 118 with afurther communication link 120 to an imbeddedmicroprocessor 122. The imbeddedmicroprocessor 122 can also read data from and write data to theRAM device 118 via thecommunication link 120. In this manner, the imbeddedmicroprocessor 122 may update the data being read by the I2C slave device 108. In addition, themicroprocessor 122 may read the data being stored by theRAM device 118 for the I2C slave device 108 and take other actions based on the values of this data. - Alternate exemplary embodiments include having the
RAM device 118 located externally to thePLD 102. Other alternate exemplary embodiments do not include the imbeddedmicroprocessor 122 depicted inFIG. 1 , or alternatively, they include the embeddedmicroprocessor 122 being located externally to thePLD 102. TheRAM device 118 and thePLD 102 may share a power source, or have separate power sources. The previous configurations are intended to be exemplary in nature, and any configuration that utilizes aRAM device 118 to store I2C slave device 108 data without changing the I2C master device interface may be implemented by exemplary embodiments of the present invention. -
FIG. 2 depicts a process flow that may be implemented by exemplary embodiments of the present invention. Atstep 202, a slave address and read/write command from an I2C master device is received at an I2C slave device 108. Typically, the I2C master device sends eight bits to the I2C slave device 108, with the first seven bits representing the slave device address and the last bit including the read/write command bit. The read/write command bit is a “1” to indicate a read command and a “0” to indicate a write command. Atstep 204, a check is made by the I2C slave device 108 to determine if the slave address corresponds to the I2C slave device 108. If it does not correspond, then step 206 is performed and no action is taken because the read/write command does not pertain to the slave device 108 receiving the slave address and read/write command. If it is determined, atstep 204, that the slave address corresponds to the I2C slave device 108, then the slave acknowledges the address by a single pulse low of the SDA line, such that the next bitstream may be sent and step 208 is performed to determine the value of the read/write command. - If it is determined, at
step 208, that the read/write command bit is equal to a “1”, then step 220 is performed to read data from theRAM device 118 via the I2C slave device 108.Steps 202 through 208 are the same steps that would be performed using a standard I2C protocol for reading data from a register in an I2C slave device 108. In a standard I2C protocol, the I2C slave device 108 would then return the data in the register currently being pointed to by a register array pointer (in the I2C slave device 108) to the I2C master device. Because exemplary embodiments of the present invention utilize aRAM device 118 instead of registers within the I2C slave device 108,steps 220 through 224 are performed to return data from theRAM device 118 to the I2C master device. Atstep 220, the RAM address is set to the value of the register array pointer in the I2C slave device 108. The RAM address is then sent to the RAM device via thememory address signal 116. Atstep 222, the data located at the RAM address is transmitted to the I2C slave device 108 via the memory readsignal 112. The data from the memory readsignal 112 is input to the memory-out value on the I2C slave device 108 and, atstep 224, sent to the I2C master device via theserial data line 104. Thus, data from theRAM device 118 is sent to the I2C master device in response to a read request from the I2C master device in a manner that is transparent to the I2C master device. Whenstep 224 has been performed, the read is complete. - Alternatively, if it is determined, at
step 208, that the read/write command bit is equal to a “0”, then step 210 is performed to write data to theRAM device 118 in communication with the I2C slave device 108. Atstep 210, the register address is received from the I2C master and the I2C slave device 108 acknowledges the register address.Steps 202 through 210 are the same steps that would be performed using a standard I2C protocol for writing data from an I2C master device to a register in an I2C slave device 108. Because exemplary embodiments of the present invention utilize aRAM device 118 for storing data instead of registers within the I2C slave device 108, an additional step,step 212 is performed. Atstep 212, the I2C slave device 108 prepares to strobe the write enablesignal 114 to write to theRAM device 118. Atstep 214, the I2C slave device 108 stores the register address received from the I2C master device into the register array pointer. Atstep 216, data is received from the I2C master device and the I2C slave device 108 acknowledges the data. -
Steps RAM device 118 instead of registers within the I2C slave device 108,step 218 is performed to write the data from the I2C master device to theRAM device 118. Atstep 218, memory in is set to the value of the data received from the I2C master device and transmitted to theRAM device 118 via thememory write signal 110. In addition, the RAM address is set to the value of the register array pointer in the I2C slave device 108 and transmitted to theRAM device 118 via thememory address signal 116. The write enablesignal 114 is strobed to write the data to theRAM device 118. Thus, data from the I2C master device is stored in theRAM device 118 in response to a write request from the I2C master device in a manner that is transparent to the I2C master device. Whenstep 218 has been performed, the write is complete. - This invention is generically applicable to systems employing the i2c bus standard where said i2c logic resides in a FPGA, ASIC, or CPLD. Applications may include but are not limited to automotive uses such as instrumentation, personal entertainment devices such as video games, and medical instrumentation Our use of this invention is a highly silicon area and/or logic element efficient implementation of I2C register space operative to make information available to a variety of i2c devices in an enterprise computing platform
- Exemplary embodiments of the present invention may be utilized to provide an interface to RAM via an I2C slave device in a manner that is transparent to an I2C master device. In this manner, RAM may be easily attached to the I2C slave device because the only logic change required is to the particular I2C slave device and not to the I2C master device. The use of RAM for I2C slave device allows logic elements within a PLD to be freed up for other uses. In addition, a RAM may be non-volatile and therefore, data that would be lost in the event of an power outage if kept in registers in the I2C slave device, may still be available if kept in a non-volatile RAM.
- As described above, the embodiments of the invention may be embodied in the form of computer-implemented processes and apparatuses for practicing those processes. Embodiments of the invention may also be embodied in the form of computer program code containing instructions embodied in tangible media, such as floppy diskettes, CD-ROMs, hard drives, or any other computer-readable storage medium, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention. The present invention can also be embodied in the form of computer program code, for example, whether stored in a storage medium, loaded into and/or executed by a computer, or transmitted over some transmission medium, such as over electrical wiring or cabling, through fiber optics, or via electromagnetic radiation, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention. When implemented on a general-purpose microprocessor, the computer program code segments configure the microprocessor to create specific logic circuits.
- While the invention has been described with reference to exemplary embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope of the appended claims. Moreover, the use of the terms first, second, etc. do not denote any order or importance, but rather the terms first, second, etc. are used to distinguish one element from another.
Claims (26)
1. A method for data access via an inter-integrated circuit (I2C) protocol, the method comprising:
receiving an I2C read command at an I2C slave device, wherein the I2C read command is from an I2C master device;
reading stored data from a storage device in response to the receiving an I2C read command, wherein the stored data is at a first location in the storage device corresponding to a value in a register array pointer in the I2C slave device;
transmitting the stored data to the I2C master device in response to the reading;
receiving an I2C write command at the I2C slave device, wherein the I2C write command is from the I2C master device and the write command includes master data and a slave device register address; and
writing the master data to the storage device in response to the receiving an I2C write command, wherein the master data is written at a second location in the storage device corresponding to the slave device register address.
2. The method of claim 1 wherein the storage device is a random access memory (RAM) device.
3. The method of claim 1 wherein the storage device is volatile.
4. The method of claim 1 wherein the storage device is non-volatile.
5. The method of claim 1 wherein the first location and the second location are the same.
6. The method of claim 1 wherein the I2C slave device and the storage device are located on a programmable logic device (PLD).
7. The method of claim 1 wherein the I2C slave device, the storage device and an imbedded microprocessor are located on a PLD.
8. The method of claim 1 wherein the I2C slave device is in communication with the I2C master device via a serial data line and a serial clock line.
9. The method of claim 1 wherein the I2C slave device is in communication with the storage device via a memory write signal, a memory read signal, a write enable strobe and a memory address signal.
10. A storage medium encoded with machine readable computer program code for data access via an I2C protocol, the storage medium including instructions for causing a computer to implement a method comprising:
receiving an I2C read command at an I2C slave device, wherein the I2C read command is from an I2C master device;
reading stored data from a storage device in response to the receiving an I2C read command, wherein the stored data is at a first location in the storage device corresponding to a value in a register array pointer in the I2C slave device;
transmitting the stored data to the I2C master device in response to the reading;
receiving an I2C write command at the I2C slave device, wherein the I2C write command is from the I2C master device and the write command includes master data and a slave device register address; and
writing the master data to the storage device in response to the receiving an I2C write command, wherein the master data is written at a second location in the storage device corresponding to the slave device register address.
11. The storage medium of claim 10 wherein the storage device is a RAM device.
12. The storage medium of claim 10 wherein the storage device is volatile.
13. The storage medium of claim 10 wherein the storage device is non-volatile.
14. The storage medium of claim 10 wherein the first location and the second location are the same.
15. The storage medium of claim 10 wherein the I2C slave device and the storage device are located on a PLD.
16. The storage medium of claim 10 wherein the I2C slave device, the storage device and an imbedded microprocessor are located on a PLD.
17. The storage medium of claim 10 wherein the I2C slave device is in communication with the I2C master device via a serial data line and a serial clock line.
18. The storage medium of claim 10 wherein the I2C slave device is in communication with the storage device via a memory write signal, a memory read signal, a write enable strobe and a memory address signal.
19. An I2C slave device comprising:
a register array pointer containing a current register location value;
a serial data port and serial clock port adapted for receiving commands from an I2C master device;
a plurality of storage device ports adapted for communicating with a storage device; and
a microprocessor including instructions to implement a method including:
receiving an I2C read command at the I2C slave device via the serial data port and the serial clock port;
reading stored data from the storage device via the storage device ports in response to the receiving an I2C read command, wherein the stored data is at a first location in the storage device corresponding to a value in the register array pointer;
transmitting the stored data to the I2C master device via the serial data port in response to the reading;
receiving an I2C write command at the I2C slave device via the serial data port and the serial clock port, wherein the I2C write command is from the I2C master device and the write command includes master data and a slave device register address; and
writing the master data to the storage device via the storage device ports in response to the receiving an I2C write command, wherein the master data is written at a second location in the storage device corresponding to the slave device register address.
20. The device of claim 19 wherein the storage device is a RAM device.
21. The device of claim 19 wherein the storage device is volatile.
22. The device of claim 19 wherein the storage device is non-volatile.
23. The device of claim 19 wherein the first location and the second location are the same.
24. The device of claim 19 wherein the I2C slave device and the storage device are located on a PLD.
25. The device of claim 19 wherein the I2C slave device, the storage device and an imbedded microprocessor are located on a PLD.
26. The device of claim 19 wherein the storage device ports include a memory write signal port, a memory read signal port, a write enable strobe port and a memory address signal port.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/977,758 US7493433B2 (en) | 2004-10-29 | 2004-10-29 | System, method and storage medium for providing an inter-integrated circuit (I2C) slave with read/write access to random access memory |
US12/354,979 US20090125659A1 (en) | 2004-10-29 | 2009-01-16 | Inter-Integrated Circuit (12C) Slave with Read/Write Access to Random Access Memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/977,758 US7493433B2 (en) | 2004-10-29 | 2004-10-29 | System, method and storage medium for providing an inter-integrated circuit (I2C) slave with read/write access to random access memory |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/354,979 Continuation US20090125659A1 (en) | 2004-10-29 | 2009-01-16 | Inter-Integrated Circuit (12C) Slave with Read/Write Access to Random Access Memory |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060095670A1 true US20060095670A1 (en) | 2006-05-04 |
US7493433B2 US7493433B2 (en) | 2009-02-17 |
Family
ID=36263477
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/977,758 Expired - Fee Related US7493433B2 (en) | 2004-10-29 | 2004-10-29 | System, method and storage medium for providing an inter-integrated circuit (I2C) slave with read/write access to random access memory |
US12/354,979 Abandoned US20090125659A1 (en) | 2004-10-29 | 2009-01-16 | Inter-Integrated Circuit (12C) Slave with Read/Write Access to Random Access Memory |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/354,979 Abandoned US20090125659A1 (en) | 2004-10-29 | 2009-01-16 | Inter-Integrated Circuit (12C) Slave with Read/Write Access to Random Access Memory |
Country Status (1)
Country | Link |
---|---|
US (2) | US7493433B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080195783A1 (en) * | 2005-04-29 | 2008-08-14 | Nxp B.V. | 12c Slave/Master Interface Enhancement Using State Machines |
US20080320239A1 (en) * | 2007-06-23 | 2008-12-25 | Princeton Technology Corporation | Data storage system |
US20160140078A1 (en) * | 2014-11-17 | 2016-05-19 | Robert Bosch Gmbh | Control device for I2C slave device |
CN111124963A (en) * | 2019-12-09 | 2020-05-08 | 深圳震有科技股份有限公司 | Method for realizing IIC interface slave equipment by CPLD, intelligent terminal and storage medium |
CN111427517A (en) * | 2015-12-28 | 2020-07-17 | 华为技术有限公司 | Data processing method and NVMe memory |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090121756A1 (en) * | 2006-03-21 | 2009-05-14 | Nxp B.V. | Pseudo-synchronous small register designs with very low power consumption and methods to implement |
US7739435B2 (en) * | 2006-12-29 | 2010-06-15 | Texas Instruments Incorporated | System and method for enhancing I2C bus data rate |
US20130304999A1 (en) * | 2010-10-06 | 2013-11-14 | Sharp Kabushiki Kaisha | Electronic device and serial data communication method |
US8892800B2 (en) * | 2012-02-09 | 2014-11-18 | Intel Corporation | Apparatuses for inter-component communication including slave component initiated transaction |
US8909844B2 (en) * | 2012-07-04 | 2014-12-09 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Inter-integrated circuit (I2C) multiplexer switching as a function of clock frequency |
CN112114189B (en) * | 2020-08-16 | 2021-10-19 | 西安电子科技大学 | Electric parameter measuring system and measuring method based on FPGA control |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5874931A (en) * | 1996-06-28 | 1999-02-23 | Microchip Technology Incorporated | Microcontroller with dual port ram for LCD display and sharing of slave ports |
US6545935B1 (en) * | 2000-08-29 | 2003-04-08 | Ibm Corporation | Dual-port DRAM architecture system |
US20030162562A1 (en) * | 2002-02-22 | 2003-08-28 | Troy Curtiss | Accessory detection system |
US6779046B1 (en) * | 1999-03-30 | 2004-08-17 | Kawasaki Microelectronics, Inc. | Serial-data transfer system which has a normal mode and a local mode and devices for the same |
US20040225812A1 (en) * | 2001-05-29 | 2004-11-11 | Ervin Joseph J. | Method and apparatus for interconnecting wired-AND buses |
US20050108454A1 (en) * | 2003-11-17 | 2005-05-19 | Baker Thomas E. | Method and apparatus for providing an inter integrated circuit interface with an expanded address range and efficient priority-based data throughput |
US20050114463A1 (en) * | 2003-11-20 | 2005-05-26 | Hyundai Mobis Co., Ltd. | Multi-microprocessor apparatus and slave reset method for the same |
US7038929B2 (en) * | 2003-01-24 | 2006-05-02 | Hynix Semiconductor Inc. | Serial bus controller using nonvolatile ferroelectric memory |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69333479T2 (en) | 1992-06-17 | 2005-03-24 | Texas Instruments Inc., Dallas | Hierarchical connection method and device |
JP3133732B2 (en) | 1998-11-25 | 2001-02-13 | 甲府日本電気株式会社 | Multi-slave bus line system and serial transfer method |
-
2004
- 2004-10-29 US US10/977,758 patent/US7493433B2/en not_active Expired - Fee Related
-
2009
- 2009-01-16 US US12/354,979 patent/US20090125659A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5874931A (en) * | 1996-06-28 | 1999-02-23 | Microchip Technology Incorporated | Microcontroller with dual port ram for LCD display and sharing of slave ports |
US6779046B1 (en) * | 1999-03-30 | 2004-08-17 | Kawasaki Microelectronics, Inc. | Serial-data transfer system which has a normal mode and a local mode and devices for the same |
US6545935B1 (en) * | 2000-08-29 | 2003-04-08 | Ibm Corporation | Dual-port DRAM architecture system |
US20040225812A1 (en) * | 2001-05-29 | 2004-11-11 | Ervin Joseph J. | Method and apparatus for interconnecting wired-AND buses |
US20030162562A1 (en) * | 2002-02-22 | 2003-08-28 | Troy Curtiss | Accessory detection system |
US7038929B2 (en) * | 2003-01-24 | 2006-05-02 | Hynix Semiconductor Inc. | Serial bus controller using nonvolatile ferroelectric memory |
US20050108454A1 (en) * | 2003-11-17 | 2005-05-19 | Baker Thomas E. | Method and apparatus for providing an inter integrated circuit interface with an expanded address range and efficient priority-based data throughput |
US7231467B2 (en) * | 2003-11-17 | 2007-06-12 | Agere Systems Inc. | Method and apparatus for providing an inter integrated circuit interface with an expanded address range and efficient priority-based data throughput |
US20050114463A1 (en) * | 2003-11-20 | 2005-05-26 | Hyundai Mobis Co., Ltd. | Multi-microprocessor apparatus and slave reset method for the same |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080195783A1 (en) * | 2005-04-29 | 2008-08-14 | Nxp B.V. | 12c Slave/Master Interface Enhancement Using State Machines |
US7562172B2 (en) * | 2005-04-29 | 2009-07-14 | Nxp B.V. | I2C Slave/master interface enhancement using state machines |
US20080320239A1 (en) * | 2007-06-23 | 2008-12-25 | Princeton Technology Corporation | Data storage system |
US8006012B2 (en) * | 2007-06-23 | 2011-08-23 | Princeton Technology Corporation | Data storage system |
US20160140078A1 (en) * | 2014-11-17 | 2016-05-19 | Robert Bosch Gmbh | Control device for I2C slave device |
US9892085B2 (en) * | 2014-11-17 | 2018-02-13 | Robert Bosch Gmbh | Control device for I2C slave device |
CN111427517A (en) * | 2015-12-28 | 2020-07-17 | 华为技术有限公司 | Data processing method and NVMe memory |
CN111124963A (en) * | 2019-12-09 | 2020-05-08 | 深圳震有科技股份有限公司 | Method for realizing IIC interface slave equipment by CPLD, intelligent terminal and storage medium |
Also Published As
Publication number | Publication date |
---|---|
US7493433B2 (en) | 2009-02-17 |
US20090125659A1 (en) | 2009-05-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20090125659A1 (en) | Inter-Integrated Circuit (12C) Slave with Read/Write Access to Random Access Memory | |
TWI453760B (en) | Daisy chain cascade configuration recognition technique | |
US10270447B2 (en) | Apparatus for configurable interface and associated methods | |
US7774661B2 (en) | Register read mechanism | |
US7783817B2 (en) | Method and apparatus for conditional broadcast of barrier operations | |
CN100380351C (en) | Obtaining data mask mapping information | |
EP1723532B1 (en) | Multiple burst protocol device controller | |
US8406070B2 (en) | Single-strobe operation of memory devices | |
EP2021896A2 (en) | Methods of inter-integrated circuit addressing and devices for performing the same | |
JP2010501915A (en) | Memory module command structure and memory system | |
US20040122990A1 (en) | Distributed configuration storage | |
US6212591B1 (en) | Configurable I/O circuitry defining virtual ports | |
US6587384B2 (en) | Multi-function serial I/O circuit | |
US5903912A (en) | Microcontroller configured to convey data corresponding to internal memory accesses externally | |
CN1653435B (en) | Method, device and system for mapping data masks in hardware | |
US20130166875A1 (en) | Write data mask method and system | |
US7688628B2 (en) | Device selection circuit and method | |
CN107403642A (en) | Active random access memory | |
US7478213B2 (en) | Off-chip micro control and interface in a multichip integrated memory system | |
US20070089002A1 (en) | Pc-connectivity for on-chip memory | |
US5860161A (en) | Microcontroller configured to indicate internal memory accesses externally | |
US6034545A (en) | Macrocell for data processing circuit | |
US8081526B1 (en) | Serialized chip enables | |
US8816718B1 (en) | Variable response mode for synchronous data read | |
US20050120155A1 (en) | Multi-bus I2C system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BEHRENDT, EILEEN M.;BLAMONTE, JEFFREY R.;HARRINGTON, RAYMOND J.;AND OTHERS;REEL/FRAME:015393/0768;SIGNING DATES FROM 20041028 TO 20041029 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20130217 |