US20060043511A1 - Solid state image pickup device and its manufacture method - Google Patents
Solid state image pickup device and its manufacture method Download PDFInfo
- Publication number
- US20060043511A1 US20060043511A1 US11/188,646 US18864605A US2006043511A1 US 20060043511 A1 US20060043511 A1 US 20060043511A1 US 18864605 A US18864605 A US 18864605A US 2006043511 A1 US2006043511 A1 US 2006043511A1
- Authority
- US
- United States
- Prior art keywords
- conductivity type
- image pickup
- solid state
- state image
- pickup device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000007787 solid Substances 0.000 title claims abstract description 81
- 238000000034 method Methods 0.000 title claims description 27
- 238000004519 manufacturing process Methods 0.000 title claims description 26
- 239000012535 impurity Substances 0.000 claims abstract description 173
- 239000000758 substrate Substances 0.000 claims abstract description 93
- 239000004065 semiconductor Substances 0.000 claims abstract description 61
- 238000009825 accumulation Methods 0.000 claims abstract description 52
- 230000004888 barrier function Effects 0.000 claims abstract description 52
- 239000011159 matrix material Substances 0.000 claims abstract description 19
- 230000001681 protective effect Effects 0.000 claims abstract description 17
- 238000000926 separation method Methods 0.000 claims abstract description 17
- 150000002500 ions Chemical class 0.000 claims description 36
- 239000010410 layer Substances 0.000 description 126
- -1 e.g. Chemical class 0.000 description 30
- 238000006243 chemical reaction Methods 0.000 description 18
- 230000001133 acceleration Effects 0.000 description 16
- 229910052796 boron Inorganic materials 0.000 description 15
- 238000010586 diagram Methods 0.000 description 15
- 238000005468 ion implantation Methods 0.000 description 12
- 206010034960 Photophobia Diseases 0.000 description 7
- 208000013469 light sensitivity Diseases 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 238000002955 isolation Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 238000001444 catalytic combustion detection Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 230000035945 sensitivity Effects 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 238000004088 simulation Methods 0.000 description 3
- 229910052785 arsenic Inorganic materials 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000010408 sweeping Methods 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- RKTYLMNFRDHKIL-UHFFFAOYSA-N copper;5,10,15,20-tetraphenylporphyrin-22,24-diide Chemical compound [Cu+2].C1=CC(C(=C2C=CC([N-]2)=C(C=2C=CC=CC=2)C=2C=CC(N=2)=C(C=2C=CC=CC=2)C2=CC=C3[N-]2)C=2C=CC=CC=2)=NC1=C3C1=CC=CC=C1 RKTYLMNFRDHKIL-UHFFFAOYSA-N 0.000 description 1
- 238000013144 data compression Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/148—Charge coupled imagers
- H01L27/14887—Blooming suppression
Definitions
- the present invention relates to a solid state image pickup device having an overflow barrier region and its manufacture method.
- FIG. 8 is a schematic plan view of a pixel area of a solid state image pickup device.
- the pixel area is constituted of a plurality of photoelectric conversion elements 60 , vertical transfer channels 53 , vertical transfer electrodes (first layer vertical transfer electrodes 58 a and second layer vertical transfer electrodes 58 b ) and element isolation regions 57 .
- the photoelectric conversion elements 60 are formed in a semiconductor substrate, for example, in a honeycomb layout, and generate and accumulate signal charges corresponding to an incidence light amount.
- the vertical transfer channel 53 is formed in the semiconductor substrate in a close proximity to the photoelectric conversion elements 60 . Signal charges generated and accumulated in the photoelectric conversion elements 60 are read to the vertical charge transfer channels 53 and transferred in the vertical transfer channels 53 in a vertical direction (a down direction in FIG. 8 ). Drive signals (transfer voltages) are applied to the vertical transfer electrodes (first layer vertical transfer electrodes 58 a and second layer vertical transfer electrodes 58 b) formed above the semiconductor substrate to control potentials in the vertical transfer channels 53 and transfer the signal charges read from the photoelectric conversion elements 60 in the vertical direction.
- the vertical transfer electrodes are made of polysilicon or they may be made of amorphous silicon.
- the element isolation region 57 is formed between adjacent photoelectric conversion elements.
- the element isolation region 57 is used for electrically isolating the photoelectric conversion elements 60 , vertical transfer channels 53 and the like.
- the element isolation region 57 is shown hatched in FIG. 8 .
- FIGS. 9A to 9 C are schematic cross sectional views of conventional pixel areas of solid state image pickup devices.
- An overflow barrier region 51 of a p-type impurity layer is formed in an n-type semiconductor substrate 50 to prevent blooming and the like. Electrons having an energy in excess of the barrier height cross the overflow region 51 and are absorbed in the n-type semiconductor substrate 50 to prevent blooming.
- n + -type charge accumulation region 55 and a p + -type burying layer 56 for burying the n + -type charge accumulation region 55 are formed in a surface layer of the n-type semiconductor substrate 50 .
- the photoelectric conversion element is constituted of these regions and the like, and signal charges generated in correspondence with the incidence light amount are accumulated in the charge accumulation region 55 .
- One pixel is constituted of one photoelectric conversion element.
- a region having an n-type impurity concentration higher than that of the n-type region is represented by an n + type region
- a region having an n-type impurity concentration lower than that of the n-type region is represented by an n ⁇ -type region
- a region having a p-type impurity concentration higher than that of the p-type region is represented by a p + type region
- a region having a p-type impurity concentration lower than that of the p-type region is represented by a p ⁇ -type region.
- Signal charges accumulated in the charge accumulation region 55 are read to a vertical transfer channel 53 of an n-type region via a read gate 54 of a p-type region, and transferred in the vertical transfer channel 53 in a vertical direction as a whole, as described above.
- a vertical transfer electrode 58 is formed above the vertical transfer channel 53 via an insulating film (e.g., an ONO film).
- a voltage applied to the vertical transfer electrode 58 controls a potential of the gate 54 to read the signal charges from the charge accumulation region 55 to the vertical transfer channel 53 .
- the signal charges in the vertical transfer channels are transferred in the vertical direction as a whole as described above.
- a p-type impurity layer 52 formed just under the vertical transfer channel 53 protects the vertical transfer channel 53 in the sense that unnecessary charges are mixed in the vertical transfer channel 53 . It also functions to reduce smear and separate pixels.
- an element isolation region 57 is formed between adjacent photoelectric conversion elements to electrically separate photoelectric conversion elements, vertical transfer channels 53 and the like.
- An electrode 61 is disposed on the n-type semiconductor substrate 50 .
- a voltage applied to the n-type semiconductor substrate 50 via the electrode 61 performs a blooming suppressing operation of sweeping excessive charges equal to or larger than a saturation level in each pixel to the substrate and an electronic shutter operation of sweeping out charges accumulated in the charge accumulation regions 55 .
- FIG. 9B A conventional solid state image pickup device shown in FIG. 9B is different from that shown in FIG. 9A in that a charge accumulation region 55 has a two-layer structure.
- the charge accumulation region 55 is made of only a single n + -type impurity layer, whereas in the device shown in FIG. 9B , the charge accumulation region 55 is made of an n + -type impurity layer and a lower n-type impurity layer.
- the charge accumulation region 55 By making the charge accumulation region 55 have a multi-layer structure, it is possible to form a pn junction at a deep position of the semiconductor substrate and to broaden an effective depletion layer in the n-type region.
- the effective depletion layer is intended to mean a depletion layer of the type that signal charges generated through photoelectric conversion are collected in the charge accumulation region.
- FIG. 9C A conventional solid state image pickup device shown in FIG. 9C is different from that shown in FIG. 9B in that an overflow barrier layer 51 has a two-layer structure.
- an overflow barrier region 51 is made of only a single p-type impurity layer, whereas in the device shown in FIG. 9C , the overflow barrier layer 51 is made of an p-type impurity layer and an upper p ⁇ -type impurity layer.
- the overflow barrier layer 51 By making the overflow barrier layer 51 have a multi-layer structure, it is possible to lower an impurity concentration of the p-type region constituting the pn junction.
- the overflow barrier region 51 is shallow because of recent requirements for high resolution and compactness of solid state image pickup devices. Therefore, light in the long wavelength range is photoelectrically converted invalidly at the position deeper than the overflow barrier region 51 so that a sensitivity relative to long wavelength light cannot be retained sufficiently in some cases. If the overflow barrier region 51 is formed at a deep position of the semiconductor substrate in order to retain the long wavelength light sensitivity, there arises a problem that blooming between pixels is likely to occur (e.g., refer to Japanese Patent Laid-open Publication No. 2000-150848).
- An object of this invention is to provide a solid state image pickup device and its manufacture method capable of taking an image at a high quality.
- a solid state image pickup device comprising: charge accumulation regions of a first conductivity type disposed in a semiconductor substrate in a matrix shape, said charge accumulation region accumulating signal charges photoelectrically converted from incidence light; a plurality of vertical transfer channels of the first conductivity type formed in said semiconductor substrate each in a close proximity to each column of said charge accumulation regions and extending in a column direction as a whole; vertical transfer electrodes formed above said vertical transfer channels, said vertical transfer electrodes controlling a potential of said vertical transfer channels and a potential of a region between said charge accumulation region and said vertical transfer channel to read the signal charges accumulated in said charge accumulation regions and transfer the signal charges along the column direction; a channel protective impurity layer of a second conductivity type opposite to the first conductivity type formed in said semiconductor substrate just under said vertical transfer channel and surrounding said charge accumulation region; one or more pixel separation impurity layers of the second conductivity type formed in said semiconductor substrate, under said channel protective impurity layer and at a position facing said channel protective impurity
- This solid state image pickup device can take an image at a high quality by suppressing a long wavelength sensitivity from being lowered and suppressing blooming between pixels.
- a manufacture method for a solid state image pickup device comprising steps of: (a) implanting, into a whole surface of a semiconductor substrate of a first conductivity type, impurity ions of a second conductivity type opposite to the first conductivity type, to form an overflow barrier region; (b) implanting impurity ions of the second conductivity type into the semiconductor substrate above the overflow barrier region to form a first pixel separation impurity layer; (c) epitaxially growing a semiconductor layer on the semiconductor substrate to form an epitaxial substrate; (d) implanting impurity ions of the second conductivity type into the epitaxial substrate above the first pixel separation impurity layer to form a channel protective impurity layer surrounding a region where a charge accumulation region is to be formed; (e) implanting impurity ions of the first conductivity type into the epitaxial substrate above the channel protective impurity layer to form vertical transfer channels; (e) forming vertical transfer electrodes above the vertical transfer channel; and (g) implanting impurity ions of the first
- This manufacture method for a solid state image pickup device can manufacture a solid state image pickup device which can take an image at a high quality by suppressing a long wavelength sensitivity from being lowered and suppressing blooming between pixels.
- FIG. 1A is a block diagram showing the main part of a solid state image pickup apparatus assembling a solid state image pickup device
- FIGS. 1B and 1C are schematic plan views showing the structures of solid state image pickup devices.
- FIG. 2 is a schematic cross sectional view showing a pixel area of a solid state image pickup device according to a first embodiment.
- FIG. 3 is a schematic cross sectional view showing a pixel area of a solid state image pickup device according to a second embodiment.
- FIGS. 4A to 4 C are schematic cross sectional views illustrating an example of a manufacture method for the solid state image pickup device of the second embodiment.
- FIGS. 5A to 5 E are schematic cross sectional views illustrating another example of a manufacture method for the solid state image pickup device of the second embodiment.
- FIGS. 6A to 6 C are potential diagrams of a cross section taken along line 6 A- 6 A of the conventional solid state image pickup device shown in FIG. 9C , a cross section taken along line 6 B- 6 B of the solid state image pickup device of the first embodiment shown in FIG. 2 , and a cross section taken along line 6 C- 6 C of the solid state image pickup device of the second embodiment shown in FIG. 3 , respectively.
- FIGS. 7A to 7 C are equipotential diagrams of a cross section of the conventional solid state image pickup device shown in FIG. 9C , a cross section of the solid state image pickup device of the first embodiment shown in FIG. 2 , and a cross section of the solid state image pickup device of the second embodiment shown in FIG. 3 , respectively.
- FIG. 8 is a schematic plan view of a pixel array of a solid state image pickup device.
- FIGS. 9A to 9 C are schematic cross sectional views of pixel areas of conventional solid state image pickup devices.
- FIGS. 10A to 10 E are schematic cross sectional views illustrating a manufacture method for the solid state image pickup device of the first embodiment.
- FIG. 1A is a block diagram showing a main portion of a solid state image pickup apparatus assembling a solid state image pickup device
- FIGS. 1B and 1C are schematic plan views showing the structures of solid state image pickup devices.
- a solid state image pickup device 81 generates signal charges corresponding to an amount of light incident upon each pixel and supplies an image signal corresponding to the generated signal charges.
- a drive signal generator 82 generates drive signals (transfer voltage, etc.) for driving the solid state image pickup device 81 and supplies them to the solid state image pickup device 81 .
- An analog front end (AFE) 83 subjects an output signal from the solid state image pickup device 81 to correlation double sampling, amplifies the sampled signal at an externally set gain, converts it into a digital signal, and outputs the digital signal.
- a digital signal processor (DSP) 84 processes an image signal supplied from the analog front end 83 , such as recognition process, data compression and network control, and outputs the processed image data.
- a timing generator (TG) 85 generates timing signals for the solid state image pickup device 81 , drive signal generator 82 and analog front end 83 , to control the operations thereof.
- the drive signal generator 82 includes, for example, a V driver for generating a vertical charge coupled device (CCD) drive signal.
- Signals supplied from the drive signal generator 82 to the solid state image pickup device 81 are a horizontal CCD drive signal, a vertical CCD drive signal, an output amplifier drive signal and a substrate bias signal.
- the solid state image pickup device is constituted of: a plurality of photosensors 92 disposed, for example, in a matrix shape; a plurality of vertical CCDs 94 disposed near each column of the photosensors 92 ; a horizontal CCD 96 electrically connected to the vertical CCDs; and an amplifier circuit 97 , connected to an output terminal of the horizontal CCD 96 , for amplifying an output charge signal from the horizontal CCD 96 .
- a pixel area 91 is constituted of the photosensors 92 and vertical CCDs 94 .
- FIG. 1B shows the semiconductor substrate formed with the pixel area 91 and the like as viewed along a normal direction (as viewed from an upper position).
- the photosensor 92 is constituted of a photosensitive element, e.g., a photoelectric conversion element (photodiode) and a read gate.
- the photoelectric conversion element generates signal charges corresponding to an incidence light amount and accumulates them.
- Reading the accumulated signal charges to the vertical CCD 94 is controlled by a voltage applied to the read gate.
- the signal charges read to the vertical CCD 94 are transferred in the vertical CCDs (vertical transfer channel) 94 toward the horizontal CCD 96 (in a vertical direction) as a whole.
- Signal charges transferred to the bottom ends of the vertical CCDs 94 are transferred in the horizontal CCD (horizontal transfer channel) 96 in a horizontal direction, amplified by the amplifier circuit 97 and output to an external.
- the photosensors 92 are disposed in a square (tetragonal) matrix layout at a constant pitch in the row and column directions as shown in FIG. 1B , or disposed in a honeycomb layout in the row and column directions by shifting every second photosensors, for example, by a half pitch.
- the honeycomb layout includes photosensors 92 disposed in a first square matrix layout and photosensors 92 disposed in a second square matrix layout at positions between lattice points of the first square matrix layout.
- FIG. 1C is a schematic plan view of a solid state image pickup device of a honeycomb layout.
- Each vertical CCD (vertical transfer channel) 94 is disposed in a zigzag way between photosensors 92 .
- FIG. 2 is a schematic cross sectional view of a pixel area of a solid state image pickup device according to the first embodiment.
- an overflow barrier region 51 is formed deeper in an n-type semiconductor substrate 50 and that a low concentration p-type (p ⁇ -type) impurity layer (pixel separation impurity layer) 62 is formed between a p-type impurity layer (channel protection impurity layer) 52 under the vertical transfer channel 53 and the overflow barrier region 51 , e.g., at a middle depth between the layer 52 and region 51 .
- the low concentration p-type (p ⁇ -type) impurity layer 62 is formed under the p-type impurity layer 52 and faces the p-type impurity layer 52 .
- the peak position of the p-type impurity concentration of the overflow barrier region 51 is at a depth of 3.5 ⁇ m from the substrate surface.
- the overflow barrier region 51 can be formed at this depth by implanting p-type impurity ions at a high acceleration energy, e.g., 2.5 MeV or higher.
- the peak position of the p-type impurity concentration of the overflow barrier region 51 is set to a depth of 3.0 ⁇ m or deeper from the semiconductor substrate surface.
- the overflow barrier region 51 by forming the overflow barrier region 51 at this depth, an effective photosensitive region is broadened to a deeper position of the substrate. It is therefore possible to realize a solid state image pickup device capable of taking an image at a high quality with an improved long wavelength light sensitivity.
- the p-type impurity layer 52 is formed at the position surrounding a charge accumulation region 55 .
- the p-type impurity layer 52 and low concentration p-type impurity layer 62 in this manner, it is possible to realize a solid state image pickup device capable of taking an image at a high quality and suppressing blooming between pixels.
- the p-type impurity layer 52 just under a vertical transfer channel 53 has a function of preventing unnecessary charges from being mixed in the vertical transfer channel 53 , as described earlier.
- the low concentration p-type impurity layer 62 has a p-type impurity concentration lower than, e.g., that of the p-type impurity layer 52 , and also lower than, e.g., that of the p-type impurity layer constituting the overflow barrier region 51 .
- FIGS. 10A to 10 E are schematic cross sectional views illustrating a manufacture method for the solid state image pickup device of the first embodiment.
- An n-type semiconductor substrate 50 such as a silicon substrate is prepared, and p-type impurity ions, e.g., boron ions, are implanted into the whole substrate at a high acceleration energy to form an overflow barrier region 51 of a p-type impurity layer at a deep position of the substrate.
- p-type impurity ions e.g., boron ions
- boron ion implantation is performed at a dose of 2 ⁇ 10 11 /cm 2 to 4 ⁇ 10 11 /cm 2 and an acceleration energy of 2.5 to 3 MeV.
- p-type impurity ions e.g., boron ions
- p-type impurity ions e.g., boron ions
- p-type impurity ions e.g., boron ions
- p-type impurity ions are implanted at a dose of 2 ⁇ 10 11 /cm 2 to 6 ⁇ 10 11 /cm 2 and an acceleration energy of 500 to 1000 keV to form a p-type impurity layer 52 above the low concentration p-type impurity layer 62 .
- the dose of ion implantation for the low concentration p-type impurity layer 62 is smaller than, e.g., that for the p-type impurity layer 52 , and also smaller than, e.g., that for the overflow barrier region 51 .
- n-type impurity ions e.g., phosphorus ions or arsenic ions
- a vertical transfer channel 53 above the p-type impurity layer 52 .
- p-type impurity ions e.g., boron ions
- a read gate 54 and an element isolation region 57 are implanted to form a read gate 54 and an element isolation region 57 at the position adjacent to the vertical transfer channel 53 .
- an insulating film 98 is formed on the surface of the n-type semiconductor substrate 50 .
- the insulating film 98 is an ONO film of a lamination of a silicon oxide film by thermal oxidation, a silicon nitride film by chemical vapor deposition (CVD) and a silicon oxide film by thermal oxidation.
- the vertical transfer electrode 58 is constituted of vertical transfer electrodes of first and second layers.
- the vertical transfer electrode 58 controls the potential of the vertical transfer channel 53 to transfer signal charges generated in photoelectric conversion elements and read to the vertical transfer channel 53 , in the vertical direction.
- the vertical transfer electrode 58 is formed by depositing polysilicon on the insulating film (ONO film) 98 , for example, by CVD, and patterning it by photolithography and etching.
- the vertical transfer electrode 58 is thermally oxidized to form a silicon oxide film 99 on the surface thereof.
- the vertical transfer electrode 58 is used as a mask.
- resist is coated on the vertical transfer electrode 58 and insulating film (ONO film) 98 , exposed and developed to leave resist in a predetermined area, and this resist is used as a mask.
- n-type impurity ions e.g., phosphorus ions or arsenic ions
- p-type impurity ions e.g., boron ions are implanted to form a burying region 56 burying the charge accumulation region 55 .
- Photoelectric conversion elements (charge accumulation regions) 55 may be disposed in a square matrix layout or a honeycomb layout. Although not shown in the cross sectional view of FIG. 2 , a horizontal CCD 66 is formed in the n-type semiconductor substrate 50 by using the same processes described above.
- FIG. 3 is a schematic cross sectional view of a solid state image pickup device according to the second embodiment.
- an overflow barrier region has a multi-layer structure (in this example, two layers) along a substrate depth direction.
- the overflow barrier area 51 is made of only a single p-type impurity layer, whereas in the second embodiment, the overflow barrier region 51 is made of a p-type impurity layer and an upper p ⁇ -type impurity layer.
- a peak position of the p-type impurity concentration of the overflow barrier region 51 is at a depth of, e.g., 4.4 ⁇ m from the semiconductor substrate surface.
- a preferable depth and effects of the peak position of the p-type impurity concentration of the overflow barrier region 51 are similar to the first embodiment.
- the overflow barrier region 51 have a multi-layer structure, an impurity concentration of the p-side region of a pn junction can be lowered.
- a low concentration p-type (p ⁇ -type) impurity layer (pixel separation impurity layer) has a multi-layer structure (in this example, two layers) along the substrate depth direction.
- a p-type impurity layer (channel protection impurity layer) 52 is formed surrounding a charge accumulation region 55 .
- the effects are similar to those of the first embodiment.
- the low concentration p-type impurity layer 62 b formed on the side of the substrate bottom (overflow barrier region 51 ) extends under the charge accumulation region 55 more than the low concentration p-type impurity layer 62 a formed on the side of the substrate surface (charge accumulation region 55 ).
- the two low concentration p-type impurity layers 62 a and 62 b may have the same width. If the width of the low concentration p-type impurity layers 62 a and 62 b is wide, the long wavelength light sensitivity (depletion layer thickness) is likely to be lowered at an earlier stage while the V ofd (overflow drain voltage) is raised (during a movie mode). It is therefore preferable that the width of the low concentration p-type impurity layers 62 a and 62 b is narrow (e.g., a width about that of the vertical transfer channel).
- the two low concentration p-type impurity layers 62 a and 62 b have a p-type impurity concentration lower than, e.g., that of the p-type impurity layer 52 , and also lower than, e.g., that of the p-type impurity layer or a p ⁇ -type impurity layer of the overflow barrier region 51 .
- a p-type impurity concentration lower than, e.g., that of the p-type impurity layer 52 , and also lower than, e.g., that of the p-type impurity layer or a p ⁇ -type impurity layer of the overflow barrier region 51 .
- FIGS. 4A to 4 C are schematic cross sectional views illustrating an example of a manufacture method for the solid state image pickup device of the second embodiment.
- An n-type semiconductor substrate 50 such as a silicon substrate is prepared, and p-type impurity ions, e.g., boron ions, are implanted into the whole surface of the substrate to form an overflow barrier region 51 constituted of a p-type impurity layer and a p ⁇ -type impurity layer.
- Boron ion implantation is performed twice. For example, first ion implantation is performed at a dose of 2 ⁇ 10 11 to 4 ⁇ 10 11 /cm 2 and an acceleration energy of 2.5 to 3 MeV, and second ion implantation is performed at a dose of 1 ⁇ 10 11 to 2 ⁇ 10 11 /cm 2 and an acceleration energy of 1.5 to 2.5 MeV.
- p-type impurity ions e.g., boron ions
- p-type impurity ions e.g., boron ions
- p-type impurity ions e.g., boron ions
- p-type impurity ions are implanted at a dose of 1 ⁇ 10 11 /cm 2 to 2 ⁇ 10 11 /cm 2 and an acceleration energy of 1 to 2 MeV to form a low concentration p-type impurity layer 62 a above the low concentration p-type impurity layer 62 b. It is possible to form the two low concentration p-type impurity layers 62 a and 62 b by using the same mask.
- the dose of ion implantation for the low concentration p-type impurity layers 62 a and 62 b is smaller than, e.g., that for the overflow barrier region 51 .
- the low concentration p-type impurity layer 62 a is formed, e.g., near the surface of the n-type semiconductor substrate 50 shown in FIG. 4A .
- An epitaxial layer (semiconductor layer) 70 having the same impurity concentration as that of the n-type semiconductor substrate 50 is formed on the surface of the n-type semiconductor substrate 50 to a thickness of, e.g., 2 ⁇ m, by epitaxial growth, to thereby form an epitaxial substrate.
- p-type impurity ions e.g., boron ions
- p-type impurity ions are implanted into the epitaxial layer 70 at a dose of 2 ⁇ 10 11 to 6 ⁇ 10 11 /cm 2 and an acceleration energy of 500 to 1000 keV to form a p-type impurity layer 52 at the position above the low concentration p-type impurity layer 62 a and facing the low concentration p-type impurity layer 62 a.
- the dose of ion implantation for the p-type impurity layer 52 is larger than, e.g., that for the low concentration p-type impurity layers 62 a and 62 b.
- the manufacture processes to follow are similar to those for the solid state image pickup device of the first embodiment described with reference to FIGS. 10A to 10 E.
- the solid state image pickup device of the second embodiment can be manufactured in this manner.
- the overflow barrier region 51 or one or both of the low concentration p-type impurity layers 62 a and 62 b are formed by implanting impurity ions into the n-type semiconductor substrate 50 and thereafter the epitaxial layer is formed on the surface of the n-type semiconductor substrate, to be followed by subsequent manufacture processes, ion implantation for the overflow barrier region 51 or the p-type impurity layers 62 a and 62 b can be performed at a lower acceleration energy.
- the solid state image pickup device of the first embodiment having a single p-type impurity layer constituting the overflow barrier region 51 and a single low concentration p-type impurity layer 62 , for example, after the overflow barrier region 51 is formed, the low concentration p-type impurity layer 62 is formed near at the surface of the n-type semiconductor substrate 50 , and then an epitaxial layer may be formed and other constituent elements such as the vertical transfer channel 53 and charge accumulation region 55 are formed in the epitaxial layer.
- An epitaxial layer may be formed a plurality of times. This will be described by using as an example the manufacture method for the solid stage image pickup device of the second embodiment.
- FIGS. 5A to 5 E are schematic cross sectional views illustrating another example of a manufacture method for the solid state image pickup device of the second embodiment.
- An n-type semiconductor substrate 50 such as a silicon substrate is prepared, and p-type impurity ions, e.g., boron ions, are implanted into the whole substrate to form an overflow barrier region 51 constituted of a p-type impurity layer and a p ⁇ -type impurity layer.
- Boron ion implantation is performed twice. For example, first ion implantation is performed at a dose of 2 ⁇ 10 11 to 4 ⁇ 10 11 /cm 2 and an acceleration energy of 1.5 to 2.5 MeV, and second ion implantation is performed at a dose of 1 ⁇ 10 11 to 2 ⁇ 10 11 /cm 2 and an acceleration energy of 1 to 2 MeV.
- p-type impurity ions e.g., boron ions
- p-type impurity ions are implanted at a dose of 1 ⁇ 10 11 /cm 2 to 2 ⁇ 10 11 /cm 2 and an acceleration energy of 500 to 1500 keV to form a low concentration p-type impurity layer 62 b above the overflow barrier region 51 .
- the low concentration p-type impurity layer 62 b is formed, e.g., near the surface of the semiconductor substrate 50 shown in FIG. 5A .
- An epitaxial layer 70 a having the same impurity concentration as that of the n-type semiconductor substrate 50 is formed on the surface of the n-type semiconductor substrate 50 shown in FIG. 5A to a thickness of, e.g., 2 ⁇ m, by epitaxial growth.
- p-type impurity ions e.g., boron ions
- p-type impurity ions are implanted from the surface of the epitaxial layer 70 a at a dose of 1 ⁇ 10 11 /cm 2 to 2 ⁇ 10 11 /cm 2 and an acceleration energy of 10 to 500 keV to form a low concentration p-type impurity layer 62 a above the low concentration p-type impurity layer 62 b.
- the low concentration p-type impurity layer 62 a is formed near the surface of the epitaxial layer 70 a.
- An epitaxial layer 70 b having the same impurity concentration as that of the n-type semiconductor substrate 50 (epitaxial layer 70 a ) is formed on the surface of the n-type semiconductor substrate 50 (epitaxial layer 70 a ) shown in FIG. 5C to a thickness of, e.g., 2 ⁇ m, by epitaxial growth.
- the manufacture processes to follow after the epitaxial layer 70 b is formed are similar to those described with reference to FIG. 4C .
- the solid state image pickup device of the second embodiment can be manufactured by forming an epitaxial layer a plurality of times.
- ion implantation for the overflow barrier region 51 or low concentration p-type impurity layers 62 a and 62 b can be performed at a lower acceleration energy than when the epitaxial layer is formed once.
- FIGS. 6A to 6 C are potential diagrams of a cross section taken along line 6 A- 6 A of the conventional solid state image pickup device shown in FIG. 9C , a cross section taken along line 6 B- 6 B of the solid state image pickup device of the first embodiment shown in FIG. 2 , and a cross section taken along line 6 C- 6 C of the solid state image pickup device of the second embodiment shown in FIG. 3 , respectively.
- Each potential diagram is obtained through simulation.
- the abscissa represents a depth from a substrate surface in the unit of “ ⁇ m” and the ordinate represents a potential in the unit of “V”.
- the potential at the substrate surface is ⁇ 0.472 V. At a depth of about 0.6 ⁇ m, a maximum of about 1.75 V appears. This indicates that the peak of the n-type impurity concentration in the charge accumulation region is at a depth of about 0.6 ⁇ m from the semiconductor substrate surface.
- a potential minimum is about 0.2 V in all the potential diagrams, the depth at the minimum is different in each potential diagram.
- the minimum appears at a depth of about 2.5 ⁇ m.
- the minimum appears at a depth of about 3.5 ⁇ m
- the minimum appears at a depth of about 4.4 ⁇ m.
- the effective depletion layers of the photoelectric conversion elements are formed at deep positions in the substrate in the deeper order of the second embodiment, the first embodiment and then the conventional device shown in FIG. 9C .
- FIGS. 7A to 7 C are equipotential diagrams of a cross section of the conventional solid state image pickup device shown in FIG. 9C , a cross section of the solid state image pickup device of the first embodiment shown in FIG. 2 , and a cross section of the solid state image pickup device of the second embodiment shown in FIG. 3 , respectively.
- Each equipotential diagram is obtained through simulation.
- the abscissa represents a position in an in-plane in each cross sectional view ( FIG. 9C , FIG. 2 , FIG. 3 ) (in right and left directions in each cross sectional view), as a distance from a reference point (a distance from a reference point in the right direction in each cross sectional view), in the unit of “ ⁇ m”, and the ordinate represents a depth from the substrate surface in the unit of “ ⁇ m”.
- each diagram corresponds to the charge accumulation region.
- Blackish right and left areas of each diagram corresponds to the vertical transfer channels.
- the depths at the potential minimums are about 2.5 ⁇ m from the substrate surface in FIG. 7A , about 3.5 ⁇ m in FIG. 7B , and about 4.4 ⁇ m in FIG. 7C .
- the effective depletion layer is formed shallower than these depths.
- the equipotential plane under the charge accumulation region is distributed to the deep position near the overflow barrier region. It can be understood from this that signal charges photoelectrically converted at the deep position near the overflow barrier region are also collected in the charge accumulation region. It is therefore effective for suppressing the sensitivity for long wavelength light from being lowered.
- the present inventors have repeated simulation and found that a solid state image pickup device can be manufactured which is sufficiently effective for suppressing a low sensitivity of long wavelength light and blooming between pixels, if the peak position of the p-type impurity concentration of the overflow region 51 is at a depth of 3 ⁇ m or deeper from the semiconductor substrate surface.
- the above-described solid state image pickup device may be used with general digital cameras, apparatuses equipped with a digital camera function such as portable phones, and other apparatuses.
Abstract
Description
- This application is based on and claims priority of Japanese Patent Application No. 2004-255530 filed on Sep. 2, 2004, the entire contents of which are incorporated herein by reference.
- A) Field of the Invention
- The present invention relates to a solid state image pickup device having an overflow barrier region and its manufacture method.
- B) Description of the Related Art
-
FIG. 8 is a schematic plan view of a pixel area of a solid state image pickup device. - The pixel area is constituted of a plurality of
photoelectric conversion elements 60,vertical transfer channels 53, vertical transfer electrodes (first layervertical transfer electrodes 58 a and second layervertical transfer electrodes 58 b) andelement isolation regions 57. - The
photoelectric conversion elements 60 are formed in a semiconductor substrate, for example, in a honeycomb layout, and generate and accumulate signal charges corresponding to an incidence light amount. Thevertical transfer channel 53 is formed in the semiconductor substrate in a close proximity to thephotoelectric conversion elements 60. Signal charges generated and accumulated in thephotoelectric conversion elements 60 are read to the verticalcharge transfer channels 53 and transferred in thevertical transfer channels 53 in a vertical direction (a down direction inFIG. 8 ). Drive signals (transfer voltages) are applied to the vertical transfer electrodes (first layervertical transfer electrodes 58 a and second layervertical transfer electrodes 58b) formed above the semiconductor substrate to control potentials in thevertical transfer channels 53 and transfer the signal charges read from thephotoelectric conversion elements 60 in the vertical direction. The vertical transfer electrodes are made of polysilicon or they may be made of amorphous silicon. - The
element isolation region 57 is formed between adjacent photoelectric conversion elements. Theelement isolation region 57 is used for electrically isolating thephotoelectric conversion elements 60,vertical transfer channels 53 and the like. Theelement isolation region 57 is shown hatched inFIG. 8 . -
FIGS. 9A to 9C are schematic cross sectional views of conventional pixel areas of solid state image pickup devices. - Reference is made to
FIG. 9A . Anoverflow barrier region 51 of a p-type impurity layer is formed in an n-type semiconductor substrate 50 to prevent blooming and the like. Electrons having an energy in excess of the barrier height cross theoverflow region 51 and are absorbed in the n-type semiconductor substrate 50 to prevent blooming. - Formed in a surface layer of the n-
type semiconductor substrate 50 are an n+-typecharge accumulation region 55 and a p+-type burying layer 56 for burying the n+-typecharge accumulation region 55. The photoelectric conversion element is constituted of these regions and the like, and signal charges generated in correspondence with the incidence light amount are accumulated in thecharge accumulation region 55. One pixel is constituted of one photoelectric conversion element. - In this specification, a region having an n-type impurity concentration higher than that of the n-type region is represented by an n+ type region, a region having an n-type impurity concentration lower than that of the n-type region is represented by an n−-type region, a region having a p-type impurity concentration higher than that of the p-type region is represented by a p+ type region, a region having a p-type impurity concentration lower than that of the p-type region is represented by a p−-type region.
- Signal charges accumulated in the
charge accumulation region 55 are read to avertical transfer channel 53 of an n-type region via aread gate 54 of a p-type region, and transferred in thevertical transfer channel 53 in a vertical direction as a whole, as described above. - A
vertical transfer electrode 58 is formed above thevertical transfer channel 53 via an insulating film (e.g., an ONO film). A voltage applied to thevertical transfer electrode 58 controls a potential of thegate 54 to read the signal charges from thecharge accumulation region 55 to thevertical transfer channel 53. The signal charges in the vertical transfer channels are transferred in the vertical direction as a whole as described above. - A
light shielding film 59 made of, e.g., tungsten, is formed above thevertical transfer electrode 58. Anopening 59 a is formed in thelight shielding film 59 above thecharge accumulation region 55. - A p-
type impurity layer 52 formed just under thevertical transfer channel 53 protects thevertical transfer channel 53 in the sense that unnecessary charges are mixed in thevertical transfer channel 53. It also functions to reduce smear and separate pixels. - As described earlier, an
element isolation region 57 is formed between adjacent photoelectric conversion elements to electrically separate photoelectric conversion elements,vertical transfer channels 53 and the like. - An
electrode 61 is disposed on the n-type semiconductor substrate 50. A voltage applied to the n-type semiconductor substrate 50 via theelectrode 61 performs a blooming suppressing operation of sweeping excessive charges equal to or larger than a saturation level in each pixel to the substrate and an electronic shutter operation of sweeping out charges accumulated in thecharge accumulation regions 55. - Reference is made of
FIG. 9B . A conventional solid state image pickup device shown inFIG. 9B is different from that shown inFIG. 9A in that acharge accumulation region 55 has a two-layer structure. In the solid state image pickup device shown inFIG. 9A , thecharge accumulation region 55 is made of only a single n+-type impurity layer, whereas in the device shown inFIG. 9B , thecharge accumulation region 55 is made of an n+-type impurity layer and a lower n-type impurity layer. - By making the
charge accumulation region 55 have a multi-layer structure, it is possible to form a pn junction at a deep position of the semiconductor substrate and to broaden an effective depletion layer in the n-type region. In this specification, the effective depletion layer is intended to mean a depletion layer of the type that signal charges generated through photoelectric conversion are collected in the charge accumulation region. - Reference is made to
FIG. 9C . A conventional solid state image pickup device shown inFIG. 9C is different from that shown inFIG. 9B in that anoverflow barrier layer 51 has a two-layer structure. In the solid state image pickup device shown inFIG. 9B , anoverflow barrier region 51 is made of only a single p-type impurity layer, whereas in the device shown inFIG. 9C , theoverflow barrier layer 51 is made of an p-type impurity layer and an upper p−-type impurity layer. - By making the
overflow barrier layer 51 have a multi-layer structure, it is possible to lower an impurity concentration of the p-type region constituting the pn junction. - Generally, light in a long wavelength range incident upon a photoelectric conversion element is photoelectrically converted at a deep position of the semiconductor substrate. The position of the
overflow barrier region 51 is shallow because of recent requirements for high resolution and compactness of solid state image pickup devices. Therefore, light in the long wavelength range is photoelectrically converted invalidly at the position deeper than theoverflow barrier region 51 so that a sensitivity relative to long wavelength light cannot be retained sufficiently in some cases. If theoverflow barrier region 51 is formed at a deep position of the semiconductor substrate in order to retain the long wavelength light sensitivity, there arises a problem that blooming between pixels is likely to occur (e.g., refer to Japanese Patent Laid-open Publication No. 2000-150848). - An object of this invention is to provide a solid state image pickup device and its manufacture method capable of taking an image at a high quality.
- According to one aspect of the present invention, there is provided a solid state image pickup device comprising: charge accumulation regions of a first conductivity type disposed in a semiconductor substrate in a matrix shape, said charge accumulation region accumulating signal charges photoelectrically converted from incidence light; a plurality of vertical transfer channels of the first conductivity type formed in said semiconductor substrate each in a close proximity to each column of said charge accumulation regions and extending in a column direction as a whole; vertical transfer electrodes formed above said vertical transfer channels, said vertical transfer electrodes controlling a potential of said vertical transfer channels and a potential of a region between said charge accumulation region and said vertical transfer channel to read the signal charges accumulated in said charge accumulation regions and transfer the signal charges along the column direction; a channel protective impurity layer of a second conductivity type opposite to the first conductivity type formed in said semiconductor substrate just under said vertical transfer channel and surrounding said charge accumulation region; one or more pixel separation impurity layers of the second conductivity type formed in said semiconductor substrate, under said channel protective impurity layer and at a position facing said channel protective impurity layer; an overflow barrier region of the second conductivity type formed in said semiconductor substrate and having a peak position of an impurity concentration at a position deeper than said pixel separation impurity layer, said peak position of the impurity concentration being at a depth of 3 μm or deeper from a surface of said semiconductor substrate; and a horizontal CCD for transferring signal charges transferred from said vertical transfer channels in a horizontal direction.
- This solid state image pickup device can take an image at a high quality by suppressing a long wavelength sensitivity from being lowered and suppressing blooming between pixels.
- According to another aspect of the present invention, there is provided a manufacture method for a solid state image pickup device comprising steps of: (a) implanting, into a whole surface of a semiconductor substrate of a first conductivity type, impurity ions of a second conductivity type opposite to the first conductivity type, to form an overflow barrier region; (b) implanting impurity ions of the second conductivity type into the semiconductor substrate above the overflow barrier region to form a first pixel separation impurity layer; (c) epitaxially growing a semiconductor layer on the semiconductor substrate to form an epitaxial substrate; (d) implanting impurity ions of the second conductivity type into the epitaxial substrate above the first pixel separation impurity layer to form a channel protective impurity layer surrounding a region where a charge accumulation region is to be formed; (e) implanting impurity ions of the first conductivity type into the epitaxial substrate above the channel protective impurity layer to form vertical transfer channels; (e) forming vertical transfer electrodes above the vertical transfer channel; and (g) implanting impurity ions of the first conductivity type into the epitaxial substrate in a region surrounded by the channel protective impurity layer to form the charge accumulation region, a peak position of an impurity concentration in the overflow barrier region being eventually set to a depth of 3 μm or deeper from a surface of the epitaxial substrate.
- This manufacture method for a solid state image pickup device can manufacture a solid state image pickup device which can take an image at a high quality by suppressing a long wavelength sensitivity from being lowered and suppressing blooming between pixels.
-
FIG. 1A is a block diagram showing the main part of a solid state image pickup apparatus assembling a solid state image pickup device, andFIGS. 1B and 1C are schematic plan views showing the structures of solid state image pickup devices. -
FIG. 2 is a schematic cross sectional view showing a pixel area of a solid state image pickup device according to a first embodiment. -
FIG. 3 is a schematic cross sectional view showing a pixel area of a solid state image pickup device according to a second embodiment. -
FIGS. 4A to 4C are schematic cross sectional views illustrating an example of a manufacture method for the solid state image pickup device of the second embodiment. -
FIGS. 5A to 5E are schematic cross sectional views illustrating another example of a manufacture method for the solid state image pickup device of the second embodiment. -
FIGS. 6A to 6C are potential diagrams of a cross section taken alongline 6A-6A of the conventional solid state image pickup device shown inFIG. 9C , a cross section taken alongline 6B-6B of the solid state image pickup device of the first embodiment shown inFIG. 2 , and a cross section taken alongline 6C-6C of the solid state image pickup device of the second embodiment shown inFIG. 3 , respectively. -
FIGS. 7A to 7C are equipotential diagrams of a cross section of the conventional solid state image pickup device shown inFIG. 9C , a cross section of the solid state image pickup device of the first embodiment shown inFIG. 2 , and a cross section of the solid state image pickup device of the second embodiment shown inFIG. 3 , respectively. -
FIG. 8 is a schematic plan view of a pixel array of a solid state image pickup device. -
FIGS. 9A to 9C are schematic cross sectional views of pixel areas of conventional solid state image pickup devices. -
FIGS. 10A to 10E are schematic cross sectional views illustrating a manufacture method for the solid state image pickup device of the first embodiment. -
FIG. 1A is a block diagram showing a main portion of a solid state image pickup apparatus assembling a solid state image pickup device, andFIGS. 1B and 1C are schematic plan views showing the structures of solid state image pickup devices. - Reference is made to
FIG. 1A . The structure of a solid state image pickup apparatus will be described. A solid stateimage pickup device 81 generates signal charges corresponding to an amount of light incident upon each pixel and supplies an image signal corresponding to the generated signal charges. Adrive signal generator 82 generates drive signals (transfer voltage, etc.) for driving the solid stateimage pickup device 81 and supplies them to the solid stateimage pickup device 81. An analog front end (AFE) 83 subjects an output signal from the solid stateimage pickup device 81 to correlation double sampling, amplifies the sampled signal at an externally set gain, converts it into a digital signal, and outputs the digital signal. A digital signal processor (DSP) 84 processes an image signal supplied from the analogfront end 83, such as recognition process, data compression and network control, and outputs the processed image data. A timing generator (TG) 85 generates timing signals for the solid stateimage pickup device 81,drive signal generator 82 and analogfront end 83, to control the operations thereof. - The
drive signal generator 82 includes, for example, a V driver for generating a vertical charge coupled device (CCD) drive signal. Signals supplied from thedrive signal generator 82 to the solid stateimage pickup device 81 are a horizontal CCD drive signal, a vertical CCD drive signal, an output amplifier drive signal and a substrate bias signal. - Reference is made to
FIG. 1B . The solid state image pickup device is constituted of: a plurality ofphotosensors 92 disposed, for example, in a matrix shape; a plurality ofvertical CCDs 94 disposed near each column of thephotosensors 92; ahorizontal CCD 96 electrically connected to the vertical CCDs; and anamplifier circuit 97, connected to an output terminal of thehorizontal CCD 96, for amplifying an output charge signal from thehorizontal CCD 96. Apixel area 91 is constituted of thephotosensors 92 andvertical CCDs 94.FIG. 1B shows the semiconductor substrate formed with thepixel area 91 and the like as viewed along a normal direction (as viewed from an upper position). - The
photosensor 92 is constituted of a photosensitive element, e.g., a photoelectric conversion element (photodiode) and a read gate. The photoelectric conversion element generates signal charges corresponding to an incidence light amount and accumulates them. Reading the accumulated signal charges to thevertical CCD 94 is controlled by a voltage applied to the read gate. The signal charges read to thevertical CCD 94 are transferred in the vertical CCDs (vertical transfer channel) 94 toward the horizontal CCD 96 (in a vertical direction) as a whole. Signal charges transferred to the bottom ends of thevertical CCDs 94 are transferred in the horizontal CCD (horizontal transfer channel) 96 in a horizontal direction, amplified by theamplifier circuit 97 and output to an external. - The
photosensors 92 are disposed in a square (tetragonal) matrix layout at a constant pitch in the row and column directions as shown inFIG. 1B , or disposed in a honeycomb layout in the row and column directions by shifting every second photosensors, for example, by a half pitch. The honeycomb layout includesphotosensors 92 disposed in a first square matrix layout andphotosensors 92 disposed in a second square matrix layout at positions between lattice points of the first square matrix layout. -
FIG. 1C is a schematic plan view of a solid state image pickup device of a honeycomb layout. Each vertical CCD (vertical transfer channel) 94 is disposed in a zigzag way betweenphotosensors 92. -
FIG. 2 is a schematic cross sectional view of a pixel area of a solid state image pickup device according to the first embodiment. - Although the structure of the solid state image pickup device is similar to that shown in
FIG. 9B , it is different in that anoverflow barrier region 51 is formed deeper in an n-type semiconductor substrate 50 and that a low concentration p-type (p−-type) impurity layer (pixel separation impurity layer) 62 is formed between a p-type impurity layer (channel protection impurity layer) 52 under thevertical transfer channel 53 and theoverflow barrier region 51, e.g., at a middle depth between thelayer 52 andregion 51. The low concentration p-type (p−-type)impurity layer 62 is formed under the p-type impurity layer 52 and faces the p-type impurity layer 52. - The peak position of the p-type impurity concentration of the
overflow barrier region 51 is at a depth of 3.5 μm from the substrate surface. Theoverflow barrier region 51 can be formed at this depth by implanting p-type impurity ions at a high acceleration energy, e.g., 2.5 MeV or higher. - It is preferable to set the peak position of the p-type impurity concentration of the
overflow barrier region 51 to a depth of 3.0 μm or deeper from the semiconductor substrate surface. As will be later detailed, by forming theoverflow barrier region 51 at this depth, an effective photosensitive region is broadened to a deeper position of the substrate. It is therefore possible to realize a solid state image pickup device capable of taking an image at a high quality with an improved long wavelength light sensitivity. - The p-
type impurity layer 52 is formed at the position surrounding acharge accumulation region 55. - As will be later detailed, by forming the p-
type impurity layer 52 and low concentration p-type impurity layer 62 in this manner, it is possible to realize a solid state image pickup device capable of taking an image at a high quality and suppressing blooming between pixels. The p-type impurity layer 52 just under avertical transfer channel 53 has a function of preventing unnecessary charges from being mixed in thevertical transfer channel 53, as described earlier. - The low concentration p-
type impurity layer 62 has a p-type impurity concentration lower than, e.g., that of the p-type impurity layer 52, and also lower than, e.g., that of the p-type impurity layer constituting theoverflow barrier region 51. By adjusting the impurity concentration in this manner, it becomes possible to suppress the long wavelength light sensitivity from being lowered at an earlier stage while a Vofd (overflow drain voltage) is raised (it becomes possible to suppress the long wavelength light sensitivity from being lowered during a movie mode). -
FIGS. 10A to 10E are schematic cross sectional views illustrating a manufacture method for the solid state image pickup device of the first embodiment. - Reference is made to
FIG. 10A . An n-type semiconductor substrate 50 such as a silicon substrate is prepared, and p-type impurity ions, e.g., boron ions, are implanted into the whole substrate at a high acceleration energy to form anoverflow barrier region 51 of a p-type impurity layer at a deep position of the substrate. For example, boron ion implantation is performed at a dose of 2×1011/cm2 to 4×1011/cm2 and an acceleration energy of 2.5 to 3 MeV. - Next, by using a photoresist pattern as a mask, p-type impurity ions, e.g., boron ions, are implanted at a dose of 1×1011/cm2 to 2×1011/cm2 and an acceleration energy of 1 to 2.5 MeV to form a low concentration p-
type impurity layer 62 above theoverflow barrier region 51. Next, p-type impurity ions, e.g., boron ions, are implanted at a dose of 2×1011/cm2 to 6×1011/cm2 and an acceleration energy of 500 to 1000 keV to form a p-type impurity layer 52 above the low concentration p-type impurity layer 62. For example, the dose of ion implantation for the low concentration p-type impurity layer 62 is smaller than, e.g., that for the p-type impurity layer 52, and also smaller than, e.g., that for theoverflow barrier region 51. - Reference is made to
FIG. 10B . By using a photoresist pattern as a mask, n-type impurity ions, e.g., phosphorus ions or arsenic ions, are implanted to form avertical transfer channel 53 above the p-type impurity layer 52. - Reference is made to
FIG. 1C . By using a photoresist pattern as a mask, p-type impurity ions, e.g., boron ions, are implanted to form aread gate 54 and anelement isolation region 57 at the position adjacent to thevertical transfer channel 53. - Although not shown in
FIG. 2 , an insulatingfilm 98 is formed on the surface of the n-type semiconductor substrate 50. For example, the insulatingfilm 98 is an ONO film of a lamination of a silicon oxide film by thermal oxidation, a silicon nitride film by chemical vapor deposition (CVD) and a silicon oxide film by thermal oxidation. - A
vertical transfer electrode 58 made of, e.g., polysilicon, is formed covering thevertical transfer channel 53 at a higher position. For example, thevertical transfer electrode 58 is constituted of vertical transfer electrodes of first and second layers. Thevertical transfer electrode 58 controls the potential of thevertical transfer channel 53 to transfer signal charges generated in photoelectric conversion elements and read to thevertical transfer channel 53, in the vertical direction. Thevertical transfer electrode 58 is formed by depositing polysilicon on the insulating film (ONO film) 98, for example, by CVD, and patterning it by photolithography and etching. Although not shown inFIG. 2 , thevertical transfer electrode 58 is thermally oxidized to form asilicon oxide film 99 on the surface thereof. - Reference is made to
FIG. 10D . Thevertical transfer electrode 58 is used as a mask. Alternatively, resist is coated on thevertical transfer electrode 58 and insulating film (ONO film) 98, exposed and developed to leave resist in a predetermined area, and this resist is used as a mask. By using one of these masks, n-type impurity ions, e.g., phosphorus ions or arsenic ions, are implanted to form acharge accumulation region 55, then p-type impurity ions, e.g., boron ions are implanted to form a buryingregion 56 burying thecharge accumulation region 55. - Photoelectric conversion elements (charge accumulation regions) 55 may be disposed in a square matrix layout or a honeycomb layout. Although not shown in the cross sectional view of
FIG. 2 , a horizontal CCD 66 is formed in the n-type semiconductor substrate 50 by using the same processes described above. - Reference is made to
FIG. 10E . Alight shielding film 59 made of, e.g., tungsten, is formed above thesilicon oxide film 99 on thevertical transfer electrode 58. Resist is coated on thelight shielding film 59, exposed and developed to leave resist in a predetermined area. By using this resist as a mask, an opening 59 a is formed above thecharge accumulation region 55 by etching. -
FIG. 3 is a schematic cross sectional view of a solid state image pickup device according to the second embodiment. - A first different point from the first embodiment shown in
FIG. 2 is that an overflow barrier region has a multi-layer structure (in this example, two layers) along a substrate depth direction. In the first embodiment, theoverflow barrier area 51 is made of only a single p-type impurity layer, whereas in the second embodiment, theoverflow barrier region 51 is made of a p-type impurity layer and an upper p−-type impurity layer. A peak position of the p-type impurity concentration of theoverflow barrier region 51 is at a depth of, e.g., 4.4 μm from the semiconductor substrate surface. - A preferable depth and effects of the peak position of the p-type impurity concentration of the
overflow barrier region 51 are similar to the first embodiment. By making theoverflow barrier region 51 have a multi-layer structure, an impurity concentration of the p-side region of a pn junction can be lowered. - A second different point is that a low concentration p-type (p−-type) impurity layer (pixel separation impurity layer) has a multi-layer structure (in this example, two layers) along the substrate depth direction.
- A p-type impurity layer (channel protection impurity layer) 52 is formed surrounding a
charge accumulation region 55. The effects are similar to those of the first embodiment. By making the low concentration p-type impurity layer have the multi-layer structure, it is possible to prevent signal charges from moving to adjacent pixels even the barrier is made deeper. - In
FIG. 3 , the low concentration p-type impurity layer 62b formed on the side of the substrate bottom (overflow barrier region 51) extends under thecharge accumulation region 55 more than the low concentration p-type impurity layer 62a formed on the side of the substrate surface (charge accumulation region 55). However, the two low concentration p-type impurity layers 62 a and 62 b may have the same width. If the width of the low concentration p-type impurity layers 62 a and 62 b is wide, the long wavelength light sensitivity (depletion layer thickness) is likely to be lowered at an earlier stage while the Vofd (overflow drain voltage) is raised (during a movie mode). It is therefore preferable that the width of the low concentration p-type impurity layers 62 a and 62 b is narrow (e.g., a width about that of the vertical transfer channel). - The two low concentration p-type impurity layers 62 a and 62 b have a p-type impurity concentration lower than, e.g., that of the p-
type impurity layer 52, and also lower than, e.g., that of the p-type impurity layer or a p−-type impurity layer of theoverflow barrier region 51. By adjusting the impurity concentration in this manner, it becomes possible to suppress the long wavelength light sensitivity from being lowered at an earlier stage while the Vofd (overflow drain voltage) is raised (it becomes possible to suppress the long wavelength light sensitivity from being lowered during a movie mode). -
FIGS. 4A to 4C are schematic cross sectional views illustrating an example of a manufacture method for the solid state image pickup device of the second embodiment. - Reference is made to
FIG. 4A . An n-type semiconductor substrate 50 such as a silicon substrate is prepared, and p-type impurity ions, e.g., boron ions, are implanted into the whole surface of the substrate to form anoverflow barrier region 51 constituted of a p-type impurity layer and a p−-type impurity layer. Boron ion implantation is performed twice. For example, first ion implantation is performed at a dose of 2×1011 to 4×1011/cm2 and an acceleration energy of 2.5 to 3 MeV, and second ion implantation is performed at a dose of 1×1011 to 2×1011/cm2 and an acceleration energy of 1.5 to 2.5 MeV. - Next, by using a photoresist pattern as a mask, p-type impurity ions, e.g., boron ions, are implanted at a dose of 1×1011/cm2 to 2×1011/cm2 and an acceleration energy of 1.5 to 2.5 MeV to form a low concentration p-
type impurity layer 62 b above theoverflow barrier region 51. Next, p-type impurity ions, e.g., boron ions, are implanted at a dose of 1×1011/cm2 to 2×1011/cm2 and an acceleration energy of 1 to 2 MeV to form a low concentration p-type impurity layer 62 a above the low concentration p-type impurity layer 62 b. It is possible to form the two low concentration p-type impurity layers 62 a and 62 b by using the same mask. The dose of ion implantation for the low concentration p-type impurity layers 62 a and 62 b is smaller than, e.g., that for theoverflow barrier region 51. - The low concentration p-
type impurity layer 62 a is formed, e.g., near the surface of the n-type semiconductor substrate 50 shown inFIG. 4A . - Reference is made to
FIG. 4B . An epitaxial layer (semiconductor layer) 70 having the same impurity concentration as that of the n-type semiconductor substrate 50 is formed on the surface of the n-type semiconductor substrate 50 to a thickness of, e.g., 2 μm, by epitaxial growth, to thereby form an epitaxial substrate. - Reference is made to
FIG. 4C same asFIG. 3 . By using a photoresist pattern as a mask, p-type impurity ions, e.g., boron ions, are implanted into theepitaxial layer 70 at a dose of 2×1011 to 6×1011/cm2 and an acceleration energy of 500 to 1000 keV to form a p-type impurity layer 52 at the position above the low concentration p-type impurity layer 62 a and facing the low concentration p-type impurity layer 62 a. The dose of ion implantation for the p-type impurity layer 52 is larger than, e.g., that for the low concentration p-type impurity layers 62 a and 62 b. - The manufacture processes to follow are similar to those for the solid state image pickup device of the first embodiment described with reference to
FIGS. 10A to 10E. The solid state image pickup device of the second embodiment can be manufactured in this manner. - If the
overflow barrier region 51 or one or both of the low concentration p-type impurity layers 62 a and 62 b are formed by implanting impurity ions into the n-type semiconductor substrate 50 and thereafter the epitaxial layer is formed on the surface of the n-type semiconductor substrate, to be followed by subsequent manufacture processes, ion implantation for theoverflow barrier region 51 or the p-type impurity layers 62 a and 62 b can be performed at a lower acceleration energy. - In manufacturing the solid state image pickup device of the first embodiment having a single p-type impurity layer constituting the
overflow barrier region 51 and a single low concentration p-type impurity layer 62, for example, after theoverflow barrier region 51 is formed, the low concentration p-type impurity layer 62 is formed near at the surface of the n-type semiconductor substrate 50, and then an epitaxial layer may be formed and other constituent elements such as thevertical transfer channel 53 andcharge accumulation region 55 are formed in the epitaxial layer. - An epitaxial layer may be formed a plurality of times. This will be described by using as an example the manufacture method for the solid stage image pickup device of the second embodiment.
-
FIGS. 5A to 5E are schematic cross sectional views illustrating another example of a manufacture method for the solid state image pickup device of the second embodiment. - Reference is made to
FIG. 5A . An n-type semiconductor substrate 50 such as a silicon substrate is prepared, and p-type impurity ions, e.g., boron ions, are implanted into the whole substrate to form anoverflow barrier region 51 constituted of a p-type impurity layer and a p−-type impurity layer. Boron ion implantation is performed twice. For example, first ion implantation is performed at a dose of 2×1011 to 4×1011/cm2 and an acceleration energy of 1.5 to 2.5 MeV, and second ion implantation is performed at a dose of 1×1011 to 2×1011/cm2 and an acceleration energy of 1 to 2 MeV. - Next, by using a photoresist pattern as a mask, p-type impurity ions, e.g., boron ions, are implanted at a dose of 1×1011/cm2 to 2×1011/cm2 and an acceleration energy of 500 to 1500 keV to form a low concentration p-
type impurity layer 62 b above theoverflow barrier region 51. The low concentration p-type impurity layer 62 b is formed, e.g., near the surface of thesemiconductor substrate 50 shown inFIG. 5A . - Reference is made to
FIG. 5B . An epitaxial layer 70 a having the same impurity concentration as that of the n-type semiconductor substrate 50 is formed on the surface of the n-type semiconductor substrate 50 shown inFIG. 5A to a thickness of, e.g., 2 μm, by epitaxial growth. - Reference is made to
FIG. 5C . By using aphotoresist pattern 65 as a mask, p-type impurity ions, e.g., boron ions, are implanted from the surface of the epitaxial layer 70 a at a dose of 1×1011/cm2 to 2×1011/cm2 and an acceleration energy of 10 to 500 keV to form a low concentration p-type impurity layer 62 a above the low concentration p-type impurity layer 62 b. For example, the low concentration p-type impurity layer 62 a is formed near the surface of the epitaxial layer 70 a. - Reference is made to
FIG. 5D corresponding toFIG. 4B . An epitaxial layer 70 b having the same impurity concentration as that of the n-type semiconductor substrate 50 (epitaxial layer 70 a) is formed on the surface of the n-type semiconductor substrate 50 (epitaxial layer 70 a) shown inFIG. 5C to a thickness of, e.g., 2 μm, by epitaxial growth. - Reference is made to
FIG. 5E same asFIG. 3 . The manufacture processes to follow after the epitaxial layer 70 b is formed are similar to those described with reference toFIG. 4C . The solid state image pickup device of the second embodiment can be manufactured by forming an epitaxial layer a plurality of times. - By forming an epitaxial layer a plurality of times, ion implantation for the
overflow barrier region 51 or low concentration p-type impurity layers 62 a and 62 b can be performed at a lower acceleration energy than when the epitaxial layer is formed once. - Next, description will be made on the effects of the solid state image pickup devices of the first and second embodiments.
-
FIGS. 6A to 6C are potential diagrams of a cross section taken alongline 6A-6A of the conventional solid state image pickup device shown inFIG. 9C , a cross section taken alongline 6B-6B of the solid state image pickup device of the first embodiment shown inFIG. 2 , and a cross section taken alongline 6C-6C of the solid state image pickup device of the second embodiment shown inFIG. 3 , respectively. Each potential diagram is obtained through simulation. - In each potential diagram, the abscissa represents a depth from a substrate surface in the unit of “μm” and the ordinate represents a potential in the unit of “V”.
- In the potential diagrams shown in
FIGS. 6A to 6C, the potential at the substrate surface is −0.472 V. At a depth of about 0.6 μm, a maximum of about 1.75 V appears. This indicates that the peak of the n-type impurity concentration in the charge accumulation region is at a depth of about 0.6 μm from the semiconductor substrate surface. - Although a potential minimum is about 0.2 V in all the potential diagrams, the depth at the minimum is different in each potential diagram. In a conventional device shown in
FIG. 6A , the minimum appears at a depth of about 2.5 μm. In the first embodiment shown inFIG. 6B , the minimum appears at a depth of about 3.5 μm, and in the second embodiment shown inFIG. 6C , the minimum appears at a depth of about 4.4 μm. This indicates that the peak position of the p-type impurity concentration in the overflow barrier region of the conventional device shown inFIG. 6A is at the depth of about 2.5 μm from the semiconductor substrate surface, that the peak position is at the depth of about 3.5 μm for the first embodiment shown inFIG. 6B and that the peak position is at the depth of about 4.4 μm for the second embodiment shown inFIG. 6C . - The effective depletion layers of the photoelectric conversion elements are formed at deep positions in the substrate in the deeper order of the second embodiment, the first embodiment and then the conventional device shown in
FIG. 9C . -
FIGS. 7A to 7C are equipotential diagrams of a cross section of the conventional solid state image pickup device shown inFIG. 9C , a cross section of the solid state image pickup device of the first embodiment shown inFIG. 2 , and a cross section of the solid state image pickup device of the second embodiment shown inFIG. 3 , respectively. Each equipotential diagram is obtained through simulation. - In each equipotential diagram, the abscissa represents a position in an in-plane in each cross sectional view (
FIG. 9C ,FIG. 2 ,FIG. 3 ) (in right and left directions in each cross sectional view), as a distance from a reference point (a distance from a reference point in the right direction in each cross sectional view), in the unit of “μm”, and the ordinate represents a depth from the substrate surface in the unit of “μm”. - An upper center area of each diagram (near the substrate surface), where closed curves are concentrated in a ring shape, corresponds to the charge accumulation region. Blackish right and left areas of each diagram (near the substrate surface) corresponds to the vertical transfer channels.
- The depths at the potential minimums (peak positions of the p-type impurity concentration in the overflow regions) are about 2.5 μm from the substrate surface in
FIG. 7A , about 3.5 μm inFIG. 7B , and about 4.4 μm inFIG. 7C . The effective depletion layer is formed shallower than these depths. - In both the first and second embodiments, the equipotential plane under the charge accumulation region is distributed to the deep position near the overflow barrier region. It can be understood from this that signal charges photoelectrically converted at the deep position near the overflow barrier region are also collected in the charge accumulation region. It is therefore effective for suppressing the sensitivity for long wavelength light from being lowered.
- Further, in both the first and second embodiment, in the lateral direction under the charge accumulation region, charges moving in the right and left directions cross each equipotential plane so that carrier confinement effects are provided. The blooming between pixels can therefore be suppressed. These advantageous effects are particularly remarkable in the solid state image pickup device of the second embodiment.
- The present inventors have repeated simulation and found that a solid state image pickup device can be manufactured which is sufficiently effective for suppressing a low sensitivity of long wavelength light and blooming between pixels, if the peak position of the p-type impurity concentration of the
overflow region 51 is at a depth of 3 μm or deeper from the semiconductor substrate surface. - The present invention has been described in connection with the preferred embodiments. The invention is not limited only to the above embodiments. For example, n- and p-types may be reversed. It will be apparent to those skilled in the art that other various modifications, improvements, combinations, and the like can be made.
- The above-described solid state image pickup device may be used with general digital cameras, apparatuses equipped with a digital camera function such as portable phones, and other apparatuses.
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/135,517 US7776643B2 (en) | 2004-09-02 | 2008-06-09 | Solid state image pickup device and its manufacture method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-255530 | 2004-09-02 | ||
JP2004255530A JP4680552B2 (en) | 2004-09-02 | 2004-09-02 | Manufacturing method of solid-state imaging device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/135,517 Division US7776643B2 (en) | 2004-09-02 | 2008-06-09 | Solid state image pickup device and its manufacture method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060043511A1 true US20060043511A1 (en) | 2006-03-02 |
Family
ID=35941875
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/188,646 Abandoned US20060043511A1 (en) | 2004-09-02 | 2005-07-26 | Solid state image pickup device and its manufacture method |
US12/135,517 Expired - Fee Related US7776643B2 (en) | 2004-09-02 | 2008-06-09 | Solid state image pickup device and its manufacture method |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/135,517 Expired - Fee Related US7776643B2 (en) | 2004-09-02 | 2008-06-09 | Solid state image pickup device and its manufacture method |
Country Status (2)
Country | Link |
---|---|
US (2) | US20060043511A1 (en) |
JP (1) | JP4680552B2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060157837A1 (en) * | 2004-07-23 | 2006-07-20 | Fuji Photofilm Co., Ltd. | Solid state image pickup device and its manufacture method |
US20090197387A1 (en) * | 2008-02-05 | 2009-08-06 | Chartered Semiconductor Manufacturing, Ltd. | Method of forming a gate stack structure |
US20090267070A1 (en) * | 2008-04-24 | 2009-10-29 | Omnivision Technologies, Inc. | Multilayer image sensor structure for reducing crosstalk |
CN101872775A (en) * | 2009-04-24 | 2010-10-27 | 美商豪威科技股份有限公司 | Be used to reduce the multilayer image sensor pixel structure of crosstalking |
US20120168892A1 (en) * | 2008-12-10 | 2012-07-05 | Banghart Edmund K | Lateral overflow drain and channel stop regions in image sensors |
US20170098681A1 (en) * | 2015-10-05 | 2017-04-06 | SK Hynix Inc. | Image sensor and method for fabricating the same |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4371145B2 (en) | 2007-02-23 | 2009-11-25 | ソニー株式会社 | Solid-state imaging device and imaging device |
JP2010206181A (en) * | 2009-02-06 | 2010-09-16 | Canon Inc | Photoelectric conversion apparatus and imaging system |
JP5538922B2 (en) * | 2009-02-06 | 2014-07-02 | キヤノン株式会社 | Method for manufacturing solid-state imaging device |
JP2010206178A (en) * | 2009-02-06 | 2010-09-16 | Canon Inc | Photoelectric conversion apparatus, and method of manufacturing photoelectric conversion apparatus |
JP2010232387A (en) * | 2009-03-26 | 2010-10-14 | Panasonic Corp | Solid-state imaging element |
JP5453968B2 (en) * | 2009-07-09 | 2014-03-26 | ソニー株式会社 | SOLID-STATE IMAGING DEVICE, ITS MANUFACTURING METHOD, AND ELECTRONIC DEVICE |
JP5818452B2 (en) * | 2011-02-09 | 2015-11-18 | キヤノン株式会社 | Solid-state imaging device |
WO2012169211A1 (en) | 2011-06-09 | 2012-12-13 | パナソニック株式会社 | Optical element and method for producing same |
JP6448289B2 (en) * | 2014-10-07 | 2019-01-09 | キヤノン株式会社 | Imaging apparatus and imaging system |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4803710A (en) * | 1986-01-09 | 1989-02-07 | General Electric Company | Storage registers with charge packet accumulation capability, as for solid-state imagers |
US20040000681A1 (en) * | 2002-06-27 | 2004-01-01 | Canon Kabushiki Kaisha | Solid-state image sensing device and camera system using the same |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6087685A (en) | 1996-12-12 | 2000-07-11 | Sony Corporation | Solid-state imaging device |
JPH1140794A (en) | 1997-07-15 | 1999-02-12 | Sony Corp | Solid-state imaging device and manufacture thereof |
JP3457551B2 (en) | 1998-11-09 | 2003-10-20 | 株式会社東芝 | Solid-state imaging device |
JP2001291858A (en) * | 2000-04-04 | 2001-10-19 | Sony Corp | Solid-state image pickup element and method for manufacturing the same |
JP2002124660A (en) * | 2000-10-17 | 2002-04-26 | Sony Corp | Solid-state image pickup element and method of manufacturing the same |
JP2003060192A (en) * | 2001-08-20 | 2003-02-28 | Sony Corp | Method for manufacturing solid-state image pickup device |
JP3530159B2 (en) * | 2001-08-22 | 2004-05-24 | 松下電器産業株式会社 | Solid-state imaging device and method of manufacturing the same |
TWI266418B (en) * | 2002-08-12 | 2006-11-11 | Sony Corp | Solid-state imaging device and its manufacturing method |
JP2004165462A (en) * | 2002-11-14 | 2004-06-10 | Sony Corp | Solid-state imaging device and its manufacturing method |
JP4025208B2 (en) * | 2003-01-20 | 2007-12-19 | 富士フイルム株式会社 | Solid-state imaging device and manufacturing method thereof |
JP2004228395A (en) * | 2003-01-24 | 2004-08-12 | Sony Corp | Solid-state imaging element and manufacturing method thereof |
JP4794821B2 (en) * | 2004-02-19 | 2011-10-19 | キヤノン株式会社 | Solid-state imaging device and imaging system |
JP4785433B2 (en) * | 2005-06-10 | 2011-10-05 | キヤノン株式会社 | Solid-state imaging device |
JP4714528B2 (en) * | 2005-08-18 | 2011-06-29 | 富士フイルム株式会社 | Solid-state image sensor manufacturing method and solid-state image sensor |
JP5151371B2 (en) * | 2007-09-28 | 2013-02-27 | ソニー株式会社 | Solid-state imaging device and camera |
-
2004
- 2004-09-02 JP JP2004255530A patent/JP4680552B2/en not_active Expired - Fee Related
-
2005
- 2005-07-26 US US11/188,646 patent/US20060043511A1/en not_active Abandoned
-
2008
- 2008-06-09 US US12/135,517 patent/US7776643B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4803710A (en) * | 1986-01-09 | 1989-02-07 | General Electric Company | Storage registers with charge packet accumulation capability, as for solid-state imagers |
US20040000681A1 (en) * | 2002-06-27 | 2004-01-01 | Canon Kabushiki Kaisha | Solid-state image sensing device and camera system using the same |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7294872B2 (en) * | 2004-07-23 | 2007-11-13 | Fujifilm Corporation | Solid state image pickup device and its manufacture method |
US20060157837A1 (en) * | 2004-07-23 | 2006-07-20 | Fuji Photofilm Co., Ltd. | Solid state image pickup device and its manufacture method |
US7932152B2 (en) * | 2008-02-05 | 2011-04-26 | Chartered Semiconductor Manufacturing, Ltd. | Method of forming a gate stack structure |
US20090197387A1 (en) * | 2008-02-05 | 2009-08-06 | Chartered Semiconductor Manufacturing, Ltd. | Method of forming a gate stack structure |
US7948018B2 (en) | 2008-04-24 | 2011-05-24 | Omnivision Technologies, Inc. | Multilayer image sensor structure for reducing crosstalk |
US20090267070A1 (en) * | 2008-04-24 | 2009-10-29 | Omnivision Technologies, Inc. | Multilayer image sensor structure for reducing crosstalk |
US20120168892A1 (en) * | 2008-12-10 | 2012-07-05 | Banghart Edmund K | Lateral overflow drain and channel stop regions in image sensors |
US8994139B2 (en) * | 2008-12-10 | 2015-03-31 | Semiconductor Components Industries, Llc | Lateral overflow drain and channel stop regions in image sensors |
US20100271524A1 (en) * | 2009-04-24 | 2010-10-28 | Omnivision Technologies, Inc. | Multilayer image sensor pixel structure for reducing crosstalk |
US7875918B2 (en) * | 2009-04-24 | 2011-01-25 | Omnivision Technologies, Inc. | Multilayer image sensor pixel structure for reducing crosstalk |
US20110085067A1 (en) * | 2009-04-24 | 2011-04-14 | Omnivision Technologies, Inc. | Multilayer image sensor pixel structure for reducing crosstalk |
CN101872775A (en) * | 2009-04-24 | 2010-10-27 | 美商豪威科技股份有限公司 | Be used to reduce the multilayer image sensor pixel structure of crosstalking |
US8330195B2 (en) * | 2009-04-24 | 2012-12-11 | Omnivision Technologies, Inc. | Multilayer image sensor pixel structure for reducing crosstalk |
US20170098681A1 (en) * | 2015-10-05 | 2017-04-06 | SK Hynix Inc. | Image sensor and method for fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
JP2006073804A (en) | 2006-03-16 |
JP4680552B2 (en) | 2011-05-11 |
US7776643B2 (en) | 2010-08-17 |
US20080248607A1 (en) | 2008-10-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7776643B2 (en) | Solid state image pickup device and its manufacture method | |
KR101385014B1 (en) | Semiconductor element and solid-state image pickup device | |
JP5441986B2 (en) | Solid-state imaging device and camera | |
US8872949B2 (en) | Solid-state image pickup device, image pickup system including the same, and method for manufacturing the same | |
KR100192954B1 (en) | Image pick-up device with a vertical transmission gate | |
US9620545B2 (en) | Solid-state image pickup device and method for producing the same | |
US6929972B2 (en) | Manufacture of solid state imager having plurality of photosensors per each pixel | |
US20030057431A1 (en) | Light-receiving element and photoelectric conversion device | |
WO2014002361A1 (en) | Solid-state image pick-up device and method for producing same | |
US20030085399A1 (en) | Solid-state imaging device and method for manufacturing the same | |
US8723285B2 (en) | Photoelectric conversion device manufacturing method thereof, and camera | |
US20140191290A1 (en) | Solid-state imaging element | |
KR20110107407A (en) | Photoelectric conversion device and camera | |
US20100019294A1 (en) | Method and apparatus for decreasing storage node parasitic charge in active pixel image sensors | |
US7294872B2 (en) | Solid state image pickup device and its manufacture method | |
US7679668B2 (en) | Solid state image pickup device and its manufacture | |
JP4490075B2 (en) | Solid-state imaging device and manufacturing method thereof | |
JP4867309B2 (en) | Solid-state imaging device, manufacturing method thereof, and camera | |
KR20100089748A (en) | Solid-state imaging device, imaging apparatus, and manufacturing method of solid-state imaging device | |
JPH08330562A (en) | Solid-state image pickup device and its manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJI PHOTO FILM CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NOMURA, YUKO;UYA, SHINJI;REEL/FRAME:016817/0687 Effective date: 20050706 |
|
AS | Assignment |
Owner name: FUJIFILM HOLDINGS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:FUJI PHOTO FILM CO., LTD.;REEL/FRAME:018898/0872 Effective date: 20061001 Owner name: FUJIFILM HOLDINGS CORPORATION,JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:FUJI PHOTO FILM CO., LTD.;REEL/FRAME:018898/0872 Effective date: 20061001 |
|
AS | Assignment |
Owner name: FUJIFILM CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJIFILM HOLDINGS CORPORATION;REEL/FRAME:018934/0001 Effective date: 20070130 Owner name: FUJIFILM CORPORATION,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJIFILM HOLDINGS CORPORATION;REEL/FRAME:018934/0001 Effective date: 20070130 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |