US20060036974A1 - IP-based LSI design system and design method - Google Patents
IP-based LSI design system and design method Download PDFInfo
- Publication number
- US20060036974A1 US20060036974A1 US11/211,512 US21151205A US2006036974A1 US 20060036974 A1 US20060036974 A1 US 20060036974A1 US 21151205 A US21151205 A US 21151205A US 2006036974 A1 US2006036974 A1 US 2006036974A1
- Authority
- US
- United States
- Prior art keywords
- design
- lsi
- database
- ips
- designed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
Definitions
- the present invention belongs to a technology relating to a so-called IP-based LSI design.
- integrated circuit devices within electronic appliances have been manufactured by forming individual LSIs of different types, for example, memory and processor, on semiconductor chips and then mounting the chips on a base substrate such as a printed circuit board.
- system LSIs are realized by a so-called system-on-chip solution with the memory and a variety of logic circuits provided on a single chip.
- process technology is required for forming elements having different structures on a common substrate, but also the design technology therefor needs to be revolutionized.
- IPs IP-based method of preparing data (IPs) for designing so-called functional blocks realizing certain functions and using these data to design a desired system LSI as a combination of the respective functional blocks
- IPs IP-based method of preparing data (IPs) for designing so-called functional blocks realizing certain functions and using these data to design a desired system LSI as a combination of the respective functional blocks
- the respective functional blocks can be constructed with predetermined configurations for realizing their functions in advance, so that the integrated circuit device can be designed just by designing the wiring among the respective functional blocks, and designing the peripheral circuits.
- design efficiency can be improved significantly.
- the present invention includes an IP database having a system level IP used in system level design, and in the system level IP, each IP is described divided into a processing algorithm description portion describing a processing algorithm of the IP, an input data structure definition portion representing a structure definition of input data serving as a processing unit, and an output data structure definition portion representing a structure definition of output data serving as a processing unit.
- the IP-based LSI design system further includes a means for generating a conversion circuit that converts data for communication between a communication channel and the system level IPs, when the communication channel is provided between the system level IPs performing data communication in architecture design or function design.
- the conversion circuit generating means preferably searches the IP database, reads out descriptions of the output data structure definition portion in the first system level IP and the input data structure definition portion in the second system level IP, and generates the conversion circuit based on the read out descriptions.
- the IP database further includes an IP for the communication channel and that, when the communication channel is provided between the first and the second system level IPs, the conversion circuit generating means searches the IP database and further reads out input/output data structure definitions of the IP for the communication channel.
- the conversion circuit generating means preferably generates the conversion circuit in accordance with information representing a correspondence between the input/output data structures.
- the conversion circuit converts the amount of data per communication unit.
- the conversion circuit preferably a conversion between address data indicating a data area and actual data corresponding to the address data.
- the present invention uses an IP database having a system level IP used in system level design, and in the system level IP, each IP is described divided into a processing algorithm description portion describing a processing algorithm of the IP, an input data structure definition portion representing a structure definition of input data serving as a processing unit, and an output data structure definition portion representing a structure definition of output data serving as a processing unit.
- the IP-based LSI design method includes a step of generating a conversion circuit that converts data for communication between a communication channel and the system level IPs, when the communication channel is provided between the system level IPs performing data communication in architecture design or function design.
- the IP database is searched, descriptions of the output data structure definition portion in the first system level IP and the input data structure definition portion in the second system level IP are read out and the conversion circuit is generated based on the read out descriptions.
- the IP database further includes an IP for the communication channel and that when the communication channel is provided between the first and the second system level IPs, in the conversion circuit generation step, the IP database is searched, and input/output data structure definitions of the IP for the communication channel are further read out.
- the conversion circuit is generated in accordance with information representing a correspondence between the input/output data structures.
- the conversion circuit converts the amount of data per communication unit. Alternatively, it is preferable that the conversion circuit performs a conversion between address data indicating a data area and actual data corresponding to this address data.
- the present invention includes a function classification database in which an equipment configuration is classified into respective elements with regard to function and arranged systematically, and IP-based LSI design is carried out using the function classification database.
- the IP-based LSI design system includes an existing design asset database in which IPs already generated are stored in association with respective elements in the function classification database, and that an IP suitable for an LSI to be designed is selected from the IPs stored in the existing design asset database with reference to the function classification database.
- the IP-based LSI design system includes a design assets compatibility evaluation rule database that stores information for defining mutual compatibility between the IPs stored in the existing design asset database, and that compatibility of the IP selected for the LSI to be designed is evaluated with reference to the design assets compatibility evaluation rule database.
- the IP-based LSI design system selects an IP having a similar function to that of an IP suitable for the LSI to be designed from the IPs stored in the existing design asset database and revises the function of the selected IP so as that it becomes suitable for the LSI to be designed.
- the existing design asset database in the IP-based LSI design system includes a means for managing history information, such as a progenitor IP and differences from the progenitor IP, for each of the IPs to be stored.
- the present invention uses a function classification database in which an equipment configuration is classified into elements with regard to function and arranged systematically to perform IP-based LSI design.
- the IP-based LSI design method uses an existing design asset database in which IPs already generated are stored in association with respective elements in the function classification database and that an IP suitable for an LSI to be designed is selected from the IPs stored in the existing design asset database with reference to the function classification database.
- the IP-based LSI design method uses a design assets compatibility evaluation rule database that stores information for defining mutual compatibility between the IPs stored in the existing design asset database and that compatibility of the IP selected for the LSI to be designed is evaluated with reference to the design assets compatibility evaluation rule database.
- the IP-based LSI design method selects an IP having a similar function to that of an IP suitable for the LSI to be designed from the IPs stored in the existing design asset database and revises the function of the selected IP so that it becomes suitable for the LSI to be designed.
- the present invention includes a means for generating architecture level design data from a system level function definition regarding an LSI to be designed, a means for performing operation analysis of the LSI to be designed by using the generated architecture level design data and an operation pattern definition of the LSI to be designed, and a means for generating a power control block in the architecture level design data based on operation analysis results.
- the present invention includes a step of generating architecture level design data from a system level function definition, a step of performing an operation analysis of the LSI to be designed by using the generated architecture level design data and an operation pattern definition of the LSI to be designed, and a step of generating a power control block in the architecture level design data based on operation analysis results.
- FIG. 1 is a conceptual diagram illustrating IP-based LSI design.
- FIGS. 2 ( a ) and 2 ( b ) are diagrams schematically showing a conversion from a system level to an architecture level or to a functional level.
- FIG. 3 is a diagram showing an example of a configuration for a main part of an IP-based LSI design system according to the first embodiment of the present invention.
- FIGS. 4 ( a ) and 4 ( b ) are diagrams showing an example of a generated data conversion circuit.
- FIGS. 5 ( a ), 5 ( b ) and 5 ( c ) are diagrams showing another example of the data conversion circuit.
- FIG. 6 is a diagram showing another example of the data conversion circuit.
- FIGS. 7 ( a ) and 7 ( b ) are diagrams schematically showing the conversion from the system level to the architecture level or to the functional level, in which conversion into a different data structure is made between IPs.
- FIG. 8 is a diagram showing an example of a configuration for the main part of the IP-based LSI design system according to the first embodiment of the present invention.
- FIG. 9 is a diagram showing an example of the generated data conversion circuit.
- FIG. 10 is a diagram showing a configuration of an IP-based LSI design system according to the second embodiment of the present invention.
- FIG. 11 is a diagram showing an example of the contents of a function classification DB.
- FIG. 12 is a diagram showing an example of input data obtained by referring to the function classification DB.
- FIG. 13 is a diagram showing an example of the contents of an existing design assets DB.
- FIG. 14 is an example of IP information included in an existing design DB.
- FIG. 15 is a diagram showing an example of the contents of a design assets compatibility evaluation rule DB.
- FIG. 16 is a diagram showing a configuration of an IP-based LSI design system according to the third embodiment of the present invention.
- FIG. 17 is a diagram showing an example of operation analysis results.
- FIG. 1 is a conceptual diagram illustrating IP-based LSI design.
- IP-based LSI design is carried out hierarchically in the order of system level design S 11 , architecture design S 12 , functional design S 13 , logic design S 14 and layout design S 15 .
- system level design S 11 the architecture design S 12 and the functional design S 13 , which are the upstream processes, an IP database 1 is utilized, which stores so-called IPs used for the LSI design.
- the IP database 1 stores system level IPs 11 having information of the system level, behavior IPs 12 having information of the architecture level and RTL IPs 13 a or software IPs 13 b having information of the functional level, each of which is associated with a corresponding IP.
- system level design S 11 the system level IP 11 is reused.
- the architecture design S 12 the behavior IP 12 corresponding to the reused system level IP 11 is retrieved via an interface 15
- the functional design S 13 the RTP IP 13 a or the software IP 13 b corresponding to the reused system level IP 11 is retrieved via the interface 15 .
- FIGS. 2 ( a ) and 2 ( b ) are diagrams schematically showing a conversion from the system level to the architecture level or to the functional level.
- a system level IP A and IP B is reused, as shown in FIG. 2 ( a ).
- lower-level IPs an RTL IP A and IP B in this figure
- FIG. 2 ( b ) is retrieved from the IP database and reused as shown in FIG. 2 ( b ).
- a communication channel (for example a bus) X is given a concrete form in the architecture design or the functional design
- data conversion circuits 21 A and 21 B for properly connecting the input/output of the RTL IP A and IP B to the communication channel X have to be newly developed.
- the RTL IP and the software IP can be retrieved easily by referring to the IP database, generation of the data conversion circuit requires design man-hours, and therefore, there is the problem that design efficiency cannot be improved.
- the invention according to this embodiment solves this problem and realizes a highly efficient IP-based LSI design.
- FIG. 3 is a diagram showing an example of a configuration for a main part of the IP-based LSI design system according to this embodiment.
- a system level IP 31 in an IP database 30 shown in FIG. 3 the IP A and the IP B are described divided into a processing algorithm description portions 33 A and 33 B describing the processing algorithms of the respective IPs, input data structure definition portions 34 A and 34 B - representing structure definitions of input data serving as processing units and output data structure definition portions 35 A and 35 B representing structure definitions of output data serving as processing units.
- An IP 32 representing information of the communication channel X is also stored in the IP database 30 .
- the IP 32 includes descriptions of definitions of input/output data structures of the communication channel X.
- the processing algorithm description portion stores the following information, respectively.
- an algorithm of a process for separating an NTSC signal line by line into a luminance signal and a chrominance signal is described.
- a definition of a line of the NTSC signal to be inputted is described as, for example, “in [8] [525].”
- definitions of the luminance signal and the chrominance signal to be outputted are described as, for example, “out 1 [4] [525], out 2 [4] [525].”
- a conversion circuit generating means 36 In accordance with the design data of the system level or the designation of a communication channel, a conversion circuit generating means 36 generates a data conversion circuit. At this time, the input data structure definition portions 34 A and 34 B and the output data structure definition portions 35 A and 35 B of the system level IP 31 in the IP database 30 as well as the communication channel IP 32 are searched.
- FIGS. 4 ( a ) and 4 ( b ) are diagrams showing an example of the data conversion circuit generated by the conversion circuit generating means 36 .
- FIG. 4 ( a ) shows an example of the data conversion circuit 21 A in the FIG. 2 ( a )
- FIG. 4 ( b ) shows an example of the data conversion circuit 21 B.
- both of the RTL IP A and the IP B are IPs relating to image processing and are taken to input/output data line by line, whereas the communication channel X is taken to transfer data pixel by pixel.
- a channel input side conversion circuit generating portion 37 When a channel input side conversion circuit generating portion 37 generates the data conversion circuit 21 A between the RTL IP A and the communication channel X, for example, it searches the output data structure definition portion 35 A in the system level IP A and information on the input data structure of the IP 32 for the communication channel X. Then, in accordance with the retrieved information, the size of a line buffer 41 is determined, an output selector 42 is generated and a control circuit 43 is generated as shown in FIG. 4 ( a ). In the same manner, when a channel output side conversion circuit generating portion 38 generates the data conversion circuit 21 B between the communication channel X and the RTL IP B, it searches information on the output data structure of the IP 32 for the communication channel X and the input data structure definition portion 34 B in the system level IP B. Then, in accordance with the retrieved information, a distribution circuit 46 is generated, the size of a buffer 47 is determined and a control circuit 48 is generated as shown in FIG. 4 ( b ).
- FIGS. 5 ( a ) to 5 ( c ) are diagrams showing another example of the data conversion circuit.
- FIGS. 5 ( a ) to 5 ( c ) it is assumed that the data word length per communication unit is converted.
- both of the RTL IP A and the IP B are taken to input/output data in 32-bit units and the communication channel X is taken to transfer data in 16-bit units.
- the data conversion circuit 21 A which is provided with a 32-bit register 51 , a selector 52 and a control circuit 53 as shown in FIG.
- FIG. 6 is a diagram showing another example of the data conversion circuit.
- the RTL IP A has an internal memory 61 with a data length of 32 bit and is taken to output address data designating a location at which output data are stored in this internal memory 61 , and the communication channel X is taken to be able to transfer 32-bit data.
- FIG. 6 assumes conversion between the address data for designating the location at which the data are stored and the actual data.
- a data conversion circuit 21 A made of a DMA (Direct Memory Access) circuit is generated between the RTL IP A and the communication channel X, whereas a data conversion circuit 21 B, which is provided with a working memory 62 and an R/W control circuit 63 , is generated between the communication channel X and the RTL IP B.
- DMA Direct Memory Access
- the data conversion circuit 21 A which is a DMA circuit, reads out data from the internal memory 61 successively in order from the address 8000 .
- the R/W control circuit 63 writes a series of data to be transmitted successively from the communication channel X into the working memory 62 and outputs the address data indicating the location into which the data are written to the RTL IP B. Then, the RTL IP B accesses the working memory 62 to obtain the data.
- FIGS. 7 ( a ) and 7 ( b ) are diagrams schematically showing the conversion from the system level to the architecture level or to the functional level, in which conversion into different data structures is carried out between the IPs.
- output data of the system level IP A are taken to be in line units (50 pixels by 100 lines), whereas input data of the system level IP B are taken to be in sub-block units (40 pixels by 90 lines).
- FIG. 8 is a diagram showing an example of a configuration for the main part of the IP-based LSI design system according to this embodiment, and corresponds to FIGS. 7 ( a ) and 7 ( b ).
- a conversion circuit generating means 36 A shown in FIG. 8 generates a data conversion circuit in accordance with information that indicates the correspondence between the data structures of the IP A output and the IP B input.
- FIG. 9 is a diagram showing an example of the data conversion circuit generated by the conversion circuit generating means 36 A.
- a channel output side conversion circuit generating portion 38 searches the information on the output data structure of the IP 32 for the communication channel X and the input data structure definition portion 34 B in the system level IP B, and then generates a distribution circuit 71 , determines the size of a buffer 72 , generates a selector 73 and generates a control circuit 74 in accordance with the retrieved information, as shown in FIG. 9 .
- IP-DB-driven reuse and design method classifies input data into structural elements for which the possibility is high that there are existing design assets (IPs), so that the existing IPs can be used efficiently.
- FIG. 10 is a diagram showing a configuration of an IP-based LSI design system according to the second embodiment of the present invention.
- the steps S 21 to S 25 are realized by a program that is executed by a computer, for example.
- input data generation step S 21 input data are generated hierarchically with reference to a function classification DB 81 .
- performance requirement assignment step S 22 performance specifications are assigned to the various hierarchical elements of the input data.
- FIG. 11 is a diagram showing an example of the contents of the function classification DB 81 .
- the function classification DB 81 equipment configurations are classified into a variety of elements with regard to their function and then arranged systematically, as shown in FIG. 11 .
- function classification is carried out for two types of digital video equipment.
- the digital video equipment A is classified into an input interface part, a servo control part, a signal processing part, a system control part and an output interface part.
- the input interface part is further classified into a signal readout part
- the signal processing part is further classified into an error correction part and an AV processing part
- the output interface part is further classified into an output signal generation part and a signal transmission part.
- the AV processing part is further classified into an AV separation part, a video processing part and an audio processing part.
- FIG. 12 is a diagram showing an example of input data obtained through the input data generation step S 21 and the performance requirement assignment step S 22 .
- a digital TV/VCR combination is assumed as the object to be newly designed and is provided with digital television functions to which digital video functions are added as its specification 80 .
- a new function hierarchy is constructed as input data, based on the function classification in the function classification DB 81 as shown in FIG. 11 .
- an IP suitable for an LSI to be designed is selected from IPs stored in an existing design asset DB 82 with reference to the function classification DB 81 .
- FIG. 13 is a diagram showing an example of the contents of the existing design asset DB 82 .
- IPs that have already been generated are stored in correlation with respective elements in the function classification DB 81 .
- blocks surrounded by squares show respective IPs whereas blocks circled by ellipses correspond to elements in the function classification DB 81 .
- three types of IPs “Reed-Solomon,” “Viterbi” and “Trellis,” are generated with respect to a function of “error correction.”
- input data are described hierarchically as shown in FIG. 12 , so that an IP may be selected from any hierarchy. In other words, there may be multiple choices regarding selection of the IP.
- compatibility evaluation step S 24 compatibility of the selected IPs is evaluated with reference to the existing design asset DB 82 and the inter design assets compatibility evaluation rule DB 83 . That is to say, an optimal solution for the selection of the IP is obtained in view of cost, power consumption, operating speed and the like.
- FIG. 14 is a diagram showing an example of IP information included in the existing design asset DB 82 .
- data form, data display format, design method, design results and distributable objects for each of the IPs are described as the IP information.
- FIG. 15 is a diagram showing an example of contents of the inter design assets compatibility evaluation rule DB 83 .
- the inter design assets compatibility evaluation rule DB 83 stores information for defining mutual compatibility between the IPs stored in the existing design asset DB 82 as shown in FIG. 14 .
- Rules for defining compatibility include theoretical rules and empirical rules. Examples of the theoretical rules include “good consistency” and “prolongs the lifetime” for good compatibility, and “additional functions are required” and “specifications are not compatible” for poor compatibility.
- examples of the empirical rules include “many parts can be shared” and “consumption power can be reduced” for good compatibility, and “operation can not be verified” and “increases the area” for poor compatibility.
- an IP having a similar function to that of a functional element for which no adequate IP was found is selected from the IPs stored in the existing design asset DB 82 . Then, the function of the selected IP is revised so that it becomes suitable for the functional element. Thereby, man-hours required for the functional revision can be considerably reduced.
- the revised IP is registered in the existing design asset DB 82 as a newly generated IP.
- the existing design asset DB 82 may be provided with a means for managing history information such as a progenitor IP and differences from the progenitor IP regarding each of the IPs to be stored.
- FIG. 16 is a diagram illustrating the configuration of an IP-based LSI design system according to the third embodiment of the present invention.
- a low-power system LSI (with reduced power consumption) can be realized by utilizing IPs efficiently in the top-down design of the system LSI.
- a function definition 91 according to a system level IP is obtained with respect to the LSI to be designed.
- design data 92 of the architecture level are generated from the function definition 91 according to the system level IP.
- operation analysis step S 32 operation analysis of the LSI to be designed is carried out using these design data 92 of the architecture level, a command 93 and an operation pattern definition 94 that defines the operation of the system LSI.
- FIG. 17 is a diagram showing an example of the operation analysis results.
- it is necessary to supply power during operation, but it is unnecessary to supply power outside of operation so that in this case it is possible to turn the power off.
- a method of interrupting clock supply instead of turning the power off is also conceivable.
- a power control block CTL 1 for the entire LSI and power control blocks CTL 2 to CTL 6 for respective IPs are generated in the design data of the architecture level based on the operation analysis results 95 (method 1 ).
- power control may be performed by adding a low-power command to the original command instead of generating the power control block CTL 1 for the entire LSI.
- a data conversion circuit for communications can be generated easily, because each of the IPs in a system level IP is described divided into a processing algorithm description portion, an input data structure definition portion and an output data structure definition portion. Moreover, reuse efficiency of the IPs can be increased, because a function classification database, in which an equipment configuration is classified into respective elements with regard to function and arranged systematically, is used. Furthermore, power control blocks can be generated easily. Consequently, the design efficiency of IP-based LSI design can be further improved.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
An IP database includes a system level IP used in system level design. IPs A and B in the system level IP are divided into processing algorithm description portions, input data structure definition portions and output data structure definition portions. When a communication channel is provided between the IPs communicating data in architecture or functional design, a conversion circuit generating means generates a data conversion circuit between the communication channel and each of the IPs with reference to the IP database.
Description
- This application is a divisional of application Ser. No. 10/130,546 filed May 20, 2002, which is the U.S. National Phase under 35 U.S.C. § 371 of International Application No. PCT/JP00/07869 filed Nov. 8, 2000.
- The present invention belongs to a technology relating to a so-called IP-based LSI design.
- Conventionally, integrated circuit devices within electronic appliances have been manufactured by forming individual LSIs of different types, for example, memory and processor, on semiconductor chips and then mounting the chips on a base substrate such as a printed circuit board.
- Recently, however, there is a higher demand for miniaturized, lightweight, power-saving and low-cost integrated circuit devices used in electronic appliances, for the purpose of wider-ranging utilization of the electronic appliances. This trend is even more pronounced in the field of digital information household appliances. And in response to this trend, semiconductor manufacturers are forced to shift their emphasis on research and development from memories toward system LSIs.
- Specifically, such system LSIs are realized by a so-called system-on-chip solution with the memory and a variety of logic circuits provided on a single chip. For the system-on-chip solution, process technology is required for forming elements having different structures on a common substrate, but also the design technology therefor needs to be revolutionized.
- Thus, a so-called IP-based method of preparing data (IPs) for designing so-called functional blocks realizing certain functions and using these data to design a desired system LSI as a combination of the respective functional blocks has been proposed as the design technology suitable for this system-on-chip solution. When such IPs, or data that configures or realizes at least one predetermined function, are used in a design method, the respective functional blocks can be constructed with predetermined configurations for realizing their functions in advance, so that the integrated circuit device can be designed just by designing the wiring among the respective functional blocks, and designing the peripheral circuits. With such a design method, design efficiency can be improved significantly.
- However, the above-described IP-based LSI design method has the following problems.
- When shifting from system level design to architecture design or functional design, a communication channel between the IPs is also given a concrete form. Thus, consideration must be given to data consistency between each of the IPs and the communication channel, which increases design man-hours. Moreover, when an IP that realizes a certain function is selected, it is very rare that the selected IP can be used for an LSI to be newly designed as it is, and considerable design man-hours are necessary for new designs, revisions and verifications. Furthermore, a power control circuit exclusively used for the LSI needs to be designed manually, so that design efficiency is low.
- It is an object of the present invention to reduce design man-hours and improve design efficiency in IP-based LSI design.
- Specifically, as an IP-based LSI design system, the present invention includes an IP database having a system level IP used in system level design, and in the system level IP, each IP is described divided into a processing algorithm description portion describing a processing algorithm of the IP, an input data structure definition portion representing a structure definition of input data serving as a processing unit, and an output data structure definition portion representing a structure definition of output data serving as a processing unit.
- It is preferable that the IP-based LSI design system further includes a means for generating a conversion circuit that converts data for communication between a communication channel and the system level IPs, when the communication channel is provided between the system level IPs performing data communication in architecture design or function design.
- Furthermore, when the communication channel is provided between first and second system level IPs communicating with each other, the conversion circuit generating means preferably searches the IP database, reads out descriptions of the output data structure definition portion in the first system level IP and the input data structure definition portion in the second system level IP, and generates the conversion circuit based on the read out descriptions. Then, it is preferable that the IP database further includes an IP for the communication channel and that, when the communication channel is provided between the first and the second system level IPs, the conversion circuit generating means searches the IP database and further reads out input/output data structure definitions of the IP for the communication channel. Alternatively, when input/output data structures are different between the first and the second system level IPs, the conversion circuit generating means preferably generates the conversion circuit in accordance with information representing a correspondence between the input/output data structures.
- Moreover, it is preferable that the conversion circuit converts the amount of data per communication unit. Alternatively, it is preferable that the conversion circuit preferably a conversion between address data indicating a data area and actual data corresponding to the address data.
- Furthermore, as an IP-based LSI design method the present invention uses an IP database having a system level IP used in system level design, and in the system level IP, each IP is described divided into a processing algorithm description portion describing a processing algorithm of the IP, an input data structure definition portion representing a structure definition of input data serving as a processing unit, and an output data structure definition portion representing a structure definition of output data serving as a processing unit.
- It is preferable that the IP-based LSI design method includes a step of generating a conversion circuit that converts data for communication between a communication channel and the system level IPs, when the communication channel is provided between the system level IPs performing data communication in architecture design or function design.
- Furthermore, when the communication channel is provided between a first and a second system level IPs, it is preferable that in the conversion circuit generation step, the IP database is searched, descriptions of the output data structure definition portion in the first system level IP and the input data structure definition portion in the second system level IP are read out and the conversion circuit is generated based on the read out descriptions.
- It is preferable that the IP database further includes an IP for the communication channel and that when the communication channel is provided between the first and the second system level IPs, in the conversion circuit generation step, the IP database is searched, and input/output data structure definitions of the IP for the communication channel are further read out. Alternatively, when input/output data structures are different between the first and the second system level IPs, it is preferable that in the conversion circuit generation step, the conversion circuit is generated in accordance with information representing a correspondence between the input/output data structures.
- Moreover, it is preferable that the conversion circuit converts the amount of data per communication unit. Alternatively, it is preferable that the conversion circuit performs a conversion between address data indicating a data area and actual data corresponding to this address data.
- Moreover, as an IP-based LSI design system, the present invention includes a function classification database in which an equipment configuration is classified into respective elements with regard to function and arranged systematically, and IP-based LSI design is carried out using the function classification database.
- It is preferable that the IP-based LSI design system includes an existing design asset database in which IPs already generated are stored in association with respective elements in the function classification database, and that an IP suitable for an LSI to be designed is selected from the IPs stored in the existing design asset database with reference to the function classification database.
- Furthermore, it is preferable that the IP-based LSI design system includes a design assets compatibility evaluation rule database that stores information for defining mutual compatibility between the IPs stored in the existing design asset database, and that compatibility of the IP selected for the LSI to be designed is evaluated with reference to the design assets compatibility evaluation rule database. Alternatively, it is preferable that the IP-based LSI design system selects an IP having a similar function to that of an IP suitable for the LSI to be designed from the IPs stored in the existing design asset database and revises the function of the selected IP so as that it becomes suitable for the LSI to be designed. Alternatively, it is preferable that the existing design asset database in the IP-based LSI design system includes a means for managing history information, such as a progenitor IP and differences from the progenitor IP, for each of the IPs to be stored.
- Moreover, as an IP-based LSI design method, the present invention uses a function classification database in which an equipment configuration is classified into elements with regard to function and arranged systematically to perform IP-based LSI design.
- It is preferable that the IP-based LSI design method uses an existing design asset database in which IPs already generated are stored in association with respective elements in the function classification database and that an IP suitable for an LSI to be designed is selected from the IPs stored in the existing design asset database with reference to the function classification database.
- Furthermore, it is preferable that the IP-based LSI design method uses a design assets compatibility evaluation rule database that stores information for defining mutual compatibility between the IPs stored in the existing design asset database and that compatibility of the IP selected for the LSI to be designed is evaluated with reference to the design assets compatibility evaluation rule database. Alternatively, it is preferable that the IP-based LSI design method selects an IP having a similar function to that of an IP suitable for the LSI to be designed from the IPs stored in the existing design asset database and revises the function of the selected IP so that it becomes suitable for the LSI to be designed.
- Moreover, as an IP-based LSI design system, the present invention includes a means for generating architecture level design data from a system level function definition regarding an LSI to be designed, a means for performing operation analysis of the LSI to be designed by using the generated architecture level design data and an operation pattern definition of the LSI to be designed, and a means for generating a power control block in the architecture level design data based on operation analysis results.
- Furthermore, as an IP-based LSI design method, the present invention includes a step of generating architecture level design data from a system level function definition, a step of performing an operation analysis of the LSI to be designed by using the generated architecture level design data and an operation pattern definition of the LSI to be designed, and a step of generating a power control block in the architecture level design data based on operation analysis results.
-
FIG. 1 is a conceptual diagram illustrating IP-based LSI design. - FIGS. 2(a) and 2(b) are diagrams schematically showing a conversion from a system level to an architecture level or to a functional level.
-
FIG. 3 is a diagram showing an example of a configuration for a main part of an IP-based LSI design system according to the first embodiment of the present invention. - FIGS. 4(a) and 4(b) are diagrams showing an example of a generated data conversion circuit.
- FIGS. 5(a), 5(b) and 5(c) are diagrams showing another example of the data conversion circuit.
-
FIG. 6 is a diagram showing another example of the data conversion circuit. - FIGS. 7(a) and 7(b) are diagrams schematically showing the conversion from the system level to the architecture level or to the functional level, in which conversion into a different data structure is made between IPs.
-
FIG. 8 is a diagram showing an example of a configuration for the main part of the IP-based LSI design system according to the first embodiment of the present invention. -
FIG. 9 is a diagram showing an example of the generated data conversion circuit. -
FIG. 10 is a diagram showing a configuration of an IP-based LSI design system according to the second embodiment of the present invention. -
FIG. 11 is a diagram showing an example of the contents of a function classification DB. -
FIG. 12 is a diagram showing an example of input data obtained by referring to the function classification DB. -
FIG. 13 is a diagram showing an example of the contents of an existing design assets DB. -
FIG. 14 is an example of IP information included in an existing design DB. -
FIG. 15 is a diagram showing an example of the contents of a design assets compatibility evaluation rule DB. -
FIG. 16 is a diagram showing a configuration of an IP-based LSI design system according to the third embodiment of the present invention. -
FIG. 17 is a diagram showing an example of operation analysis results. - Hereinafter, embodiments of the present invention will be described with reference to the drawings.
-
FIG. 1 is a conceptual diagram illustrating IP-based LSI design. As shown inFIG. 1 , IP-based LSI design is carried out hierarchically in the order of system level design S11, architecture design S12, functional design S13, logic design S14 and layout design S15. In the system level design S11, the architecture design S12 and the functional design S13, which are the upstream processes, anIP database 1 is utilized, which stores so-called IPs used for the LSI design. - The
IP database 1 storessystem level IPs 11 having information of the system level,behavior IPs 12 having information of the architecture level andRTL IPs 13 a orsoftware IPs 13 b having information of the functional level, each of which is associated with a corresponding IP. In the system level design S11, thesystem level IP 11 is reused. In the architecture design S12, thebehavior IP 12 corresponding to the reusedsystem level IP 11 is retrieved via aninterface 15, whereas in the functional design S13, theRTP IP 13 a or thesoftware IP 13 b corresponding to the reusedsystem level IP 11 is retrieved via theinterface 15. - FIGS. 2(a) and 2(b) are diagrams schematically showing a conversion from the system level to the architecture level or to the functional level. In the system level design, a system level IP A and IP B is reused, as shown in
FIG. 2 (a). In the architecture design or the functional design, lower-level IPs (an RTL IP A and IP B in this figure) corresponding to the system level IP A and IP B are retrieved from the IP database and reused as shown inFIG. 2 (b). - However, since a communication channel (for example a bus) X is given a concrete form in the architecture design or the functional design,
data conversion circuits data conversion circuits - As described above, although the RTL IP and the software IP can be retrieved easily by referring to the IP database, generation of the data conversion circuit requires design man-hours, and therefore, there is the problem that design efficiency cannot be improved. The invention according to this embodiment solves this problem and realizes a highly efficient IP-based LSI design.
-
FIG. 3 is a diagram showing an example of a configuration for a main part of the IP-based LSI design system according to this embodiment. Asystem level IP 31 in anIP database 30 shown inFIG. 3 , the IP A and the IP B are described divided into a processingalgorithm description portions structure definition portions structure definition portions IP 32 representing information of the communication channel X is also stored in theIP database 30. TheIP 32 includes descriptions of definitions of input/output data structures of the communication channel X. - Taking an IP that performs YC separation as an example, the processing algorithm description portion, the input data structure definition portion and the output data structure definition portion store the following information, respectively. First, in the processing algorithm description portion, an algorithm of a process for separating an NTSC signal line by line into a luminance signal and a chrominance signal is described. Then, in the input data structure definition portion, a definition of a line of the NTSC signal to be inputted is described as, for example, “in [8] [525].” In the output data structure definition portion, definitions of the luminance signal and the chrominance signal to be outputted are described as, for example, “out 1 [4] [525], out 2 [4] [525].”
- In accordance with the design data of the system level or the designation of a communication channel, a conversion circuit generating means 36 generates a data conversion circuit. At this time, the input data
structure definition portions structure definition portions system level IP 31 in theIP database 30 as well as thecommunication channel IP 32 are searched. - FIGS. 4(a) and 4(b) are diagrams showing an example of the data conversion circuit generated by the conversion circuit generating means 36. Of these figures,
FIG. 4 (a) shows an example of thedata conversion circuit 21A in theFIG. 2 (a), andFIG. 4 (b) shows an example of thedata conversion circuit 21B. Herein, both of the RTL IP A and the IP B are IPs relating to image processing and are taken to input/output data line by line, whereas the communication channel X is taken to transfer data pixel by pixel. - When a channel input side conversion
circuit generating portion 37 generates thedata conversion circuit 21A between the RTL IP A and the communication channel X, for example, it searches the output datastructure definition portion 35A in the system level IP A and information on the input data structure of theIP 32 for the communication channel X. Then, in accordance with the retrieved information, the size of aline buffer 41 is determined, anoutput selector 42 is generated and acontrol circuit 43 is generated as shown inFIG. 4 (a). In the same manner, when a channel output side conversioncircuit generating portion 38 generates thedata conversion circuit 21B between the communication channel X and the RTL IP B, it searches information on the output data structure of theIP 32 for the communication channel X and the input datastructure definition portion 34B in the system level IP B. Then, in accordance with the retrieved information, adistribution circuit 46 is generated, the size of abuffer 47 is determined and acontrol circuit 48 is generated as shown inFIG. 4 (b). - FIGS. 5(a) to 5(c) are diagrams showing another example of the data conversion circuit. In FIGS. 5(a) to 5(c), it is assumed that the data word length per communication unit is converted. In
FIG. 5 (a), both of the RTL IP A and the IP B are taken to input/output data in 32-bit units and the communication channel X is taken to transfer data in 16-bit units. In this case, thedata conversion circuit 21A, which is provided with a 32-bit register 51, aselector 52 and acontrol circuit 53 as shown inFIG. 5 (b), is generated between the RTL IP A and the communication channel X, whereas thedata conversion circuit 21B, which is provided with a 16-bitdata distribution circuit 56, a 32-bit register 57 and acontrol circuit 58 as shown inFIG. 5 (c), is generated between the communication channel X and the RTL IP B. -
FIG. 6 is a diagram showing another example of the data conversion circuit. InFIG. 6 , the RTL IP A has aninternal memory 61 with a data length of 32 bit and is taken to output address data designating a location at which output data are stored in thisinternal memory 61, and the communication channel X is taken to be able to transfer 32-bit data. In other words,FIG. 6 assumes conversion between the address data for designating the location at which the data are stored and the actual data. In this case, adata conversion circuit 21A made of a DMA (Direct Memory Access) circuit is generated between the RTL IP A and the communication channel X, whereas adata conversion circuit 21B, which is provided with a workingmemory 62 and an R/W control circuit 63, is generated between the communication channel X and the RTL IP B. - For example, if the RTL IP A outputs “8000” as the address data, then the
data conversion circuit 21A, which is a DMA circuit, reads out data from theinternal memory 61 successively in order from theaddress 8000. On the other hand, in thedata conversion circuit 21B, the R/W control circuit 63 writes a series of data to be transmitted successively from the communication channel X into the workingmemory 62 and outputs the address data indicating the location into which the data are written to the RTL IP B. Then, the RTL IP B accesses the workingmemory 62 to obtain the data. - FIGS. 7(a) and 7(b) are diagrams schematically showing the conversion from the system level to the architecture level or to the functional level, in which conversion into different data structures is carried out between the IPs. In
FIG. 7 (a), output data of the system level IP A are taken to be in line units (50 pixels by 100 lines), whereas input data of the system level IP B are taken to be in sub-block units (40 pixels by 90 lines). -
FIG. 8 is a diagram showing an example of a configuration for the main part of the IP-based LSI design system according to this embodiment, and corresponds to FIGS. 7(a) and 7(b). In addition to the design data of the system level and the designation of the communication channel, a conversion circuit generating means 36A shown inFIG. 8 generates a data conversion circuit in accordance with information that indicates the correspondence between the data structures of the IP A output and the IP B input. -
FIG. 9 is a diagram showing an example of the data conversion circuit generated by the conversion circuit generating means 36A. A channel output side conversioncircuit generating portion 38 searches the information on the output data structure of theIP 32 for the communication channel X and the input datastructure definition portion 34B in the system level IP B, and then generates adistribution circuit 71, determines the size of abuffer 72, generates aselector 73 and generates acontrol circuit 74 in accordance with the retrieved information, as shown inFIG. 9 . - When an applicable IP is selected by searching the IP database in IP-based LSI design, it is very rare that the selected IP can be used as is for the LSI to be newly designed. Actually, it seems that, in most cases, the selected IP is inappropriate because of specification problems, or even when it is applicable, revisions and verifications are required. This problem increases the design man-hours and hinders realization of the efficient LSI design.
- With a so-called target-driven reuse and design method of allocating components in accordance with requirement specifications, this problems is inevitable. Therefore, the inventors of the present invention propose a so-called IP-DB-driven reuse and design method. This method classifies input data into structural elements for which the possibility is high that there are existing design assets (IPs), so that the existing IPs can be used efficiently.
-
FIG. 10 is a diagram showing a configuration of an IP-based LSI design system according to the second embodiment of the present invention. In this system, the steps S21 to S25 are realized by a program that is executed by a computer, for example. - First, in the input data generation step S21, input data are generated hierarchically with reference to a
function classification DB 81. Then, in the performance requirement assignment step S22, performance specifications are assigned to the various hierarchical elements of the input data. -
FIG. 11 is a diagram showing an example of the contents of thefunction classification DB 81. In thefunction classification DB 81, equipment configurations are classified into a variety of elements with regard to their function and then arranged systematically, as shown inFIG. 11 . In the example shown inFIG. 11 , function classification is carried out for two types of digital video equipment. For example, the digital video equipment A is classified into an input interface part, a servo control part, a signal processing part, a system control part and an output interface part. The input interface part is further classified into a signal readout part, the signal processing part is further classified into an error correction part and an AV processing part, and the output interface part is further classified into an output signal generation part and a signal transmission part. The AV processing part is further classified into an AV separation part, a video processing part and an audio processing part. -
FIG. 12 is a diagram showing an example of input data obtained through the input data generation step S21 and the performance requirement assignment step S22. In the example shown inFIG. 12 , a digital TV/VCR combination is assumed as the object to be newly designed and is provided with digital television functions to which digital video functions are added as itsspecification 80. As shown inFIG. 12 , in the input data generation step S21, a new function hierarchy is constructed as input data, based on the function classification in thefunction classification DB 81 as shown inFIG. 11 . - In the compatible design asset selection step S23, an IP suitable for an LSI to be designed is selected from IPs stored in an existing
design asset DB 82 with reference to thefunction classification DB 81. -
FIG. 13 is a diagram showing an example of the contents of the existingdesign asset DB 82. As shown inFIG. 13 , in the existingdesign asset DB 82, IPs that have already been generated are stored in correlation with respective elements in thefunction classification DB 81. InFIG. 13 , blocks surrounded by squares show respective IPs whereas blocks circled by ellipses correspond to elements in thefunction classification DB 81. For example, three types of IPs, “Reed-Solomon,” “Viterbi” and “Trellis,” are generated with respect to a function of “error correction.” - In this case, input data are described hierarchically as shown in
FIG. 12 , so that an IP may be selected from any hierarchy. In other words, there may be multiple choices regarding selection of the IP. - Then, in the compatibility evaluation step S24, compatibility of the selected IPs is evaluated with reference to the existing
design asset DB 82 and the inter design assets compatibilityevaluation rule DB 83. That is to say, an optimal solution for the selection of the IP is obtained in view of cost, power consumption, operating speed and the like. -
FIG. 14 is a diagram showing an example of IP information included in the existingdesign asset DB 82. InFIG. 14 , data form, data display format, design method, design results and distributable objects for each of the IPs are described as the IP information. -
FIG. 15 is a diagram showing an example of contents of the inter design assets compatibilityevaluation rule DB 83. As shown inFIG. 15 , the inter design assets compatibilityevaluation rule DB 83 stores information for defining mutual compatibility between the IPs stored in the existingdesign asset DB 82 as shown inFIG. 14 . Rules for defining compatibility include theoretical rules and empirical rules. Examples of the theoretical rules include “good consistency” and “prolongs the lifetime” for good compatibility, and “additional functions are required” and “specifications are not compatible” for poor compatibility. On the other hand, examples of the empirical rules include “many parts can be shared” and “consumption power can be reduced” for good compatibility, and “operation can not be verified” and “increases the area” for poor compatibility. - In the relevant design asset retrieval step S25, an IP having a similar function to that of a functional element for which no adequate IP was found is selected from the IPs stored in the existing
design asset DB 82. Then, the function of the selected IP is revised so that it becomes suitable for the functional element. Thereby, man-hours required for the functional revision can be considerably reduced. - The revised IP is registered in the existing
design asset DB 82 as a newly generated IP. Moreover, the existingdesign asset DB 82 may be provided with a means for managing history information such as a progenitor IP and differences from the progenitor IP regarding each of the IPs to be stored. -
FIG. 16 is a diagram illustrating the configuration of an IP-based LSI design system according to the third embodiment of the present invention. In this embodiment, a low-power system LSI (with reduced power consumption) can be realized by utilizing IPs efficiently in the top-down design of the system LSI. - First, in the system level design, a
function definition 91 according to a system level IP is obtained with respect to the LSI to be designed. Next, in an architecture generation step S31,design data 92 of the architecture level are generated from thefunction definition 91 according to the system level IP. Then, in an operation analysis step S32, operation analysis of the LSI to be designed is carried out using thesedesign data 92 of the architecture level, acommand 93 and anoperation pattern definition 94 that defines the operation of the system LSI. -
FIG. 17 is a diagram showing an example of the operation analysis results. InFIG. 17 , it is necessary to supply power during operation, but it is unnecessary to supply power outside of operation so that in this case it is possible to turn the power off. Alternatively, a method of interrupting clock supply instead of turning the power off is also conceivable. - Then, in a power control function generation step S33, a power control block CTL1 for the entire LSI and power control blocks CTL2 to CTL6 for respective IPs are generated in the design data of the architecture level based on the operation analysis results 95 (method 1). Alternatively, power control may be performed by adding a low-power command to the original command instead of generating the power control block CTL1 for the entire LSI.
- According to the present invention as described above, a data conversion circuit for communications can be generated easily, because each of the IPs in a system level IP is described divided into a processing algorithm description portion, an input data structure definition portion and an output data structure definition portion. Moreover, reuse efficiency of the IPs can be increased, because a function classification database, in which an equipment configuration is classified into respective elements with regard to function and arranged systematically, is used. Furthermore, power control blocks can be generated easily. Consequently, the design efficiency of IP-based LSI design can be further improved.
Claims (12)
1-14. (canceled)
15. An IP-based LSI design system comprising:
a function classification database in which an equipment configuration is classified into respective elements in consideration of reuse with regard to function and arranged systematically,
wherein IP-based LSI design is carried out using the function classification database.
16. The 2-based LSI design system according to claim 15 ,
further comprising an existing design asset database in which IPs already generated are stored in association with elements in the function classification database,
wherein an IP suitable for an LSI to be designed is selected from the IPs stored in the existing design asset database with reference to the function classification database.
17. The IP-based LSI design system according to claim 16 ,
further comprising a design assets compatibility evaluation rule database that stores information for defining mutual compatibility between the IPs stored in the existing design asset database,
wherein compatibility of the IP selected for the LSI to be designed is evaluated with reference to the design assets compatibility evaluation rule database.
18. The IP-based LSI design system according to claim 16 ,
wherein an IP having a similar function to that of an IP suitable for the LSI to be designed is selected from the IPs stored in the existing design asset database, and
wherein the function of the selected IP is revised so as to be suitable for the LSI to be designed.
19. The IP-based LSI design system according to claim 16 ,
wherein the existing design asset database comprises a means for managing history information, such as a progenitor IP and differences from the progenitor IP, for each of the IPs to be stored.
20. An IP-based LSI design method,
wherein IP-based LSI design is carried out using a function classification database in which an equipment configuration is classified into respective elements in consideration of reuse with regard to function and arranged systematically.
21. The IP-based LSI design method according to claim 20 ,
using an existing design asset database in which IPs already generated are stored in association with respective elements in the function classification database,
wherein an IP suitable for an LSI to be designed is selected from the IPs stored in the existing design asset database with reference to the function classification database.
22. The IP-based LSI design method according to claim 21 ,
using a design assets compatibility evaluation rule database that stores information for defining mutual compatibility between the IPs stored in the existing design asset database,
wherein compatibility of the IP selected for the LSI to be designed is evaluated with reference to the design assets compatibility evaluation rule database.
23. The IP-based LSI design method according to claim 21 , wherein
an IP having a similar function to that of an IP suitable for the LSI to be designed is selected from the IPs stored in the existing design asset database, and
the function of the selected IP is revised so as to be suitable for the LSI to be designed.
24. An IP-based LSI design system comprising;
a means for generating architecture level design data from a system level function definition regarding an LSI to be designed;
a means for performing operation analysis of the LSI to be designed by using the generated architecture level design data and an operation pattern definition of the LSI to be designed; and
a means for generating a power control block in the architecture level design data based on operation analysis results.
25. An IP-based LSI design method comprising the steps of:
generating architecture level design data from a system level function definition;
performing an operation analysis of the LSI to be designed by using the generated architecture level design data and an operation pattern definition of the LSI to be designed; and generating a power control block in the architecture level design data based on operation analysis results.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/211,512 US20060036974A1 (en) | 1999-11-18 | 2005-08-26 | IP-based LSI design system and design method |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP32779699A JP3974300B2 (en) | 1999-11-18 | 1999-11-18 | IP-based LSI design system and design method |
JP11-327796 | 1999-11-18 | ||
US10/130,546 US6961913B1 (en) | 1999-11-18 | 2000-11-08 | IP base LSI designing system and designing method |
PCT/JP2000/007869 WO2001037148A1 (en) | 1999-11-18 | 2000-11-08 | Ip base lsi designing system and designing method |
US11/211,512 US20060036974A1 (en) | 1999-11-18 | 2005-08-26 | IP-based LSI design system and design method |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2000/007869 Division WO2001037148A1 (en) | 1999-11-18 | 2000-11-08 | Ip base lsi designing system and designing method |
US10/130,546 Division US6961913B1 (en) | 1999-11-18 | 2000-11-08 | IP base LSI designing system and designing method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060036974A1 true US20060036974A1 (en) | 2006-02-16 |
Family
ID=18203100
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/130,546 Expired - Fee Related US6961913B1 (en) | 1999-11-18 | 2000-11-08 | IP base LSI designing system and designing method |
US11/211,512 Abandoned US20060036974A1 (en) | 1999-11-18 | 2005-08-26 | IP-based LSI design system and design method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/130,546 Expired - Fee Related US6961913B1 (en) | 1999-11-18 | 2000-11-08 | IP base LSI designing system and designing method |
Country Status (7)
Country | Link |
---|---|
US (2) | US6961913B1 (en) |
EP (1) | EP1237099A4 (en) |
JP (1) | JP3974300B2 (en) |
KR (1) | KR100725680B1 (en) |
CN (3) | CN1702658A (en) |
TW (1) | TW542978B (en) |
WO (1) | WO2001037148A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9122831B2 (en) | 2012-05-21 | 2015-09-01 | Mitsubishi Electric Corporation | LSI designing apparatus, LSI designing method, and program |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7761397B2 (en) * | 2001-03-21 | 2010-07-20 | Huelsman David L | Rule processing method and apparatus providing automatic user input selections |
US7188091B2 (en) * | 2001-03-21 | 2007-03-06 | Resolutionebs, Inc. | Rule processing system |
US7062478B1 (en) * | 2002-03-20 | 2006-06-13 | Resolutionebs, Inc. | Method and apparatus using automated rule processing to configure a product or service |
KR100456511B1 (en) * | 2002-12-07 | 2004-11-10 | 한국전자통신연구원 | Apparatus of searching semiconductor ip and method thereof |
US7565337B2 (en) * | 2003-09-29 | 2009-07-21 | Huelsman David L | Batch validation method, apparatus, and computer-readable medium for rule processing |
US7587380B2 (en) * | 2003-09-29 | 2009-09-08 | Huelsman David L | Rule processing method, apparatus, and computer-readable medium to generate valid combinations for selection |
US7552102B2 (en) * | 2003-09-29 | 2009-06-23 | Huelsman David L | Rule processing method, apparatus, and computer-readable medium to provide improved selection advice |
US8683426B2 (en) * | 2005-06-28 | 2014-03-25 | The Mathworks, Inc. | Systems and methods for modeling execution behavior |
US8793602B2 (en) | 2004-01-15 | 2014-07-29 | The Mathworks, Inc. | System and method for scheduling the execution of model components using model events |
US7203922B2 (en) * | 2004-06-01 | 2007-04-10 | Agilent Technologies, Inc. | Merging of infrastructure within a development environment |
US7734559B2 (en) * | 2004-09-28 | 2010-06-08 | Huelsman David L | Rule processing method and apparatus providing exclude cover removal to simplify selection and/or conflict advice |
CN103412842A (en) * | 2013-08-30 | 2013-11-27 | 国网能源研究院 | Joint simulation method based on power system and communication system |
US9697320B2 (en) * | 2015-09-24 | 2017-07-04 | Qualcomm Incorporated | Rectilinear macros having non-uniform channel spacing |
US9881117B1 (en) * | 2016-07-07 | 2018-01-30 | Xilinx, Inc. | Predictive circuit design for integrated circuits |
GB2572664B (en) | 2018-04-05 | 2020-07-08 | Imagination Tech Ltd | Verification of hardware design for data transformation pipeline |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5490083A (en) * | 1992-10-05 | 1996-02-06 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus for classifying and evaluating logic circuit |
US5623417A (en) * | 1993-08-24 | 1997-04-22 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus for functional level data interface |
US20050125747A1 (en) * | 2003-12-04 | 2005-06-09 | Jerimy Nelson | System and method for populating a computer-aided design program's database with design parameters |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3035432B2 (en) | 1992-08-26 | 2000-04-24 | 松下電器産業株式会社 | LSI automatic design system |
EP0964345A3 (en) * | 1992-08-26 | 2006-05-03 | Matsushita Electric Industrial Co., Ltd. | A function design device in an LSI automated design system |
JP2636709B2 (en) * | 1993-10-29 | 1997-07-30 | 日本電気株式会社 | Logic optimizer |
JP2972540B2 (en) | 1994-03-24 | 1999-11-08 | 松下電器産業株式会社 | LSI automatic design system and LSI automatic design method |
US5623684A (en) | 1994-05-17 | 1997-04-22 | Commquest Technologies, Inc. | Application specific processor architecture comprising pre-designed reconfigurable application elements interconnected via a bus with high-level statements controlling configuration and data routing |
US6049659A (en) * | 1995-12-26 | 2000-04-11 | Matsushita Electric Industrial Co., Ltd. | Method for automatically designing a semiconductor integrated circuit |
TW332923B (en) * | 1996-04-19 | 1998-06-01 | Matsushita Electric Ind Co Ltd | Semiconductor IC |
JPH11224284A (en) * | 1998-02-09 | 1999-08-17 | Fujitsu Ltd | Distribution system and device for semiconductor design resources and medium for storing software for distribution device |
-
1999
- 1999-11-18 JP JP32779699A patent/JP3974300B2/en not_active Expired - Fee Related
-
2000
- 2000-11-08 TW TW089123668A patent/TW542978B/en not_active IP Right Cessation
- 2000-11-08 CN CNA2005100689636A patent/CN1702658A/en active Pending
- 2000-11-08 EP EP00974849A patent/EP1237099A4/en not_active Withdrawn
- 2000-11-08 WO PCT/JP2000/007869 patent/WO2001037148A1/en active IP Right Grant
- 2000-11-08 CN CNA2005100689640A patent/CN1702659A/en active Pending
- 2000-11-08 CN CN00815698A patent/CN1390331A/en active Pending
- 2000-11-08 KR KR1020027006318A patent/KR100725680B1/en not_active IP Right Cessation
- 2000-11-08 US US10/130,546 patent/US6961913B1/en not_active Expired - Fee Related
-
2005
- 2005-08-26 US US11/211,512 patent/US20060036974A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5490083A (en) * | 1992-10-05 | 1996-02-06 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus for classifying and evaluating logic circuit |
US5623417A (en) * | 1993-08-24 | 1997-04-22 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus for functional level data interface |
US20050125747A1 (en) * | 2003-12-04 | 2005-06-09 | Jerimy Nelson | System and method for populating a computer-aided design program's database with design parameters |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9122831B2 (en) | 2012-05-21 | 2015-09-01 | Mitsubishi Electric Corporation | LSI designing apparatus, LSI designing method, and program |
Also Published As
Publication number | Publication date |
---|---|
CN1702658A (en) | 2005-11-30 |
JP3974300B2 (en) | 2007-09-12 |
KR20030004304A (en) | 2003-01-14 |
KR100725680B1 (en) | 2007-06-07 |
WO2001037148A1 (en) | 2001-05-25 |
CN1702659A (en) | 2005-11-30 |
CN1390331A (en) | 2003-01-08 |
EP1237099A4 (en) | 2009-06-24 |
US6961913B1 (en) | 2005-11-01 |
JP2001142932A (en) | 2001-05-25 |
EP1237099A1 (en) | 2002-09-04 |
TW542978B (en) | 2003-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060036974A1 (en) | IP-based LSI design system and design method | |
US7594205B2 (en) | Interface configurable for use with target/initiator signals | |
US5856925A (en) | Method for making electronic circuit design data and CAD system using the method | |
US7818546B2 (en) | Pipeline processing communicating adjacent stages and controls to prevent the address information from being overwritten | |
CN101510185B (en) | A kind of high-speed bus is to low speed bus write, the method and apparatus reading data | |
CN114564428B (en) | I/O port expansion system of airborne electronic equipment | |
US6526561B2 (en) | Database for designing integrated circuit device, and method for designing integrated circuit device | |
US7073041B2 (en) | Virtual memory translation unit for multimedia accelerators | |
US20020184471A1 (en) | Semiconductor integrated circuit and computer-readable recording medium | |
JP2001101247A (en) | Method for verifying integrated circuit device and method for generating interface model for verification | |
US20090083530A1 (en) | Computer System, Data Structure Representing Configuration Information, Mapping System, and Mapping Method | |
JP2001043129A (en) | Semiconductor device and its designing method | |
JP4019106B2 (en) | IP-based LSI design system and design method | |
EP1701251B1 (en) | Reconfigurable circuit and configuration switching method | |
US20050044299A1 (en) | Soc capable of linking external bridge circuits for expanding functionality | |
US7996657B2 (en) | Reconfigurable computing circuit | |
US7010666B1 (en) | Methods and apparatus for memory map generation on a programmable chip | |
US6624056B2 (en) | Methods and apparatus for providing improved physical designs and routing with reduced capacitive power dissipation | |
US5388239A (en) | Operand address modification system | |
US20050076315A1 (en) | Modularized circuit design information generating method, modularized circuit design information generating tool and integrated circuit prepared with circuit design information generated therefrom | |
WO2014045500A1 (en) | Lsi and method for producing lsi | |
US20050033927A1 (en) | Information-processing apparatus and electronic equipment using thereof | |
US20050256980A1 (en) | Method for controlling input/output units, and an input/output unit | |
CN117034826A (en) | Regional constraint method and device | |
JP2000114381A (en) | Layout method for semiconductor chip and its device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |