US20060027873A1 - Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation - Google Patents

Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation Download PDF

Info

Publication number
US20060027873A1
US20060027873A1 US11/240,475 US24047505A US2006027873A1 US 20060027873 A1 US20060027873 A1 US 20060027873A1 US 24047505 A US24047505 A US 24047505A US 2006027873 A1 US2006027873 A1 US 2006027873A1
Authority
US
United States
Prior art keywords
esd
esd protection
implantation
region
protection device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/240,475
Inventor
Ming-Dou Ker
Hsin-Chyh Hsu
Wen-Yu Lo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taichi Holdings LLC
Original Assignee
Silicon Integrated Systems Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Silicon Integrated Systems Corp filed Critical Silicon Integrated Systems Corp
Priority to US11/240,475 priority Critical patent/US20060027873A1/en
Publication of US20060027873A1 publication Critical patent/US20060027873A1/en
Assigned to TAICHI HOLDINGS, LLC reassignment TAICHI HOLDINGS, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SILICON INTEGRATED SYSTEMS CORP.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates to a method of manufacturing a semiconductor device, and more particularly to fabricating, by the deep-sub-quarter CMOS process, an ESD protection circuit with low junction capacitance, low leakage current and high ESD protection.
  • Electrostatic discharge occurs when a relatively large amount of voltage or charge generated by rubbing different materials is discharged in a pulse lasting from several to hundreds of nano-seconds depending on the discharge model.
  • Component-level ESD stress on IC products is classified into three models: the human-body model (HBM), the machine-model (MM) and the charged-device model (CDM).
  • HBM human-body model
  • MM machine-model
  • CDM charged-device model
  • the elements that initially encounter an ESD pulse in an integrated circuit are typically input/output (I/O) buffers.
  • the I/O buffers are directly connected to a chip bond pads or terminals thereon which are exposed to the external environment, as shown in FIG. 1 .
  • a large ESD current severe amperes
  • the large ESD current may damage the gate oxide or cause current crowding around the weakest channel surface of the drain side, causing portions of the MOSFET device to burn out, if proper ESD protection circuits are not properly provided in the IC.
  • the NMOS is fabricated with an LDD structure to overcome the hot-carrier issue.
  • the drain contact to poly spacing (S DG ) of the NMOS is achieved by an additional silicide-blocking mask (RPO), which removes CoSi 2 silicide at both source and drain regions, providing ESD protection.
  • RPO silicide-blocking mask
  • the LDD structure however, often degrades ESD robustness.
  • one additional ESD implantation mask is used in some CMOS processes to eliminate the LDD peak structure.
  • U.S. patents disclosing device structures modified by the ESD implantation for improving ESD robustness.
  • N-type arsenic ESD implantation There are generally two types of ESD implantation, N-type and P-type, as shown in FIGS. 2 and 3 , respectively.
  • a typical process flow of N-type arsenic ESD implantation is shown in FIG. 4 .
  • sidewall spacers are formed on all the devices including the ESD protection devices and internal devices.
  • the ESD protection devices are patterned by the ESD mask so that the sidewall spacers are removed therefrom.
  • the resulting, N-type ion implantation region covers the entire source/drain region and envelops the LDD peak structure in the ESD protection devices.
  • Lee discloses a similar N-type ESD implantation method, wherein the ESD protection devices are formed before the sidewall spacers. The entire source/drain region and the LDD structure of the ESD protection devices are covered by the ESD implantation region but the sidewall spacers are not removed. However, these ESD protection devices suffer an increased breakdown voltage.
  • Hsue discloses a method of forming an ESD protection device, including a high-energy and heavy P-type ESD implantation step wherein the ions are injected into the substrate through contact openings of the source and drain.
  • the formed ESD implantation regions are located under the source/drain regions, which reduces the source/drain to P-substrate junction breakdown voltage. Therefore, the ESD protection device can be turned on quickly to protect the thin gate oxide of the internal circuit from ESD damage.
  • Shiue discloses a method of forming an ESD protection device wherein a deeply doped region of opposite conductivity (P-type for NMOS) is formed under the center of the source and drain of the ESD protection device before silicidation.
  • This device structure is similar to Hsue's but additionally avoids silicide degradation and increase of contact resistance, which results from the transportation of metal ions into the depleted region of the junction during the high-energy ESD implantation.
  • Chang discloses a method of forming an ESD protection device including steps of covering the internal circuit and a portion of the silicide layer of the ESD protection device with a mask layer, etching the silicide layers uncovered by the mask layer to expose the conductive layer and a portion of the source/drain region, forming heavy P-type doped regions by ion implantation under the masking of the mask layer, and implementing another ion implantation to form an ESD implantation region under the entire drain region and enveloping the LDD structure.
  • the heavy P-type ESD implantation region is located under a portion of the source/drain regions to form Zener junctions, which reduces the junction breakdown voltage.
  • the N-type ESD implantation avoids the ESD robustness degradation resulting from the LDD structure.
  • the Zener junction formed by the P-type ESD implantation has a high leakage current and also increases the parasitic junction capacitance of the ESD protection device.
  • the core logic circuits operate at a low voltage level but the I/O circuits operate at a higher voltage level.
  • the ESD implantation essential to the ESD protection device decreases the Zener junction breakdown voltage from 8V to 5V. As a result the ESD protection device becomes susceptible to faulty or unintentional triggered by noise or signal overshooting.
  • the parasitic junction capacitance of the ESD protection device is proportional to junction depletion depth.
  • the P-type ESD implantation increases the junction capacitance of the Zener junction since the depletion width of the Zener junction in the ESD protection transistor is thinner than that of the device without the P-type implantation, which degrades the circuit speed of the I/O interface. Therefore, ESD protection devices with the P-type ESD implantation are not suitable for high-speed or mixed-voltage ICs.
  • the object of the present invention is to provide a manufacturing method of an ESD protection circuit with low junction capacitance, low leakage current and high ESD robustness using the deep-sub-micron CMOS process.
  • the present invention provides a method of manufacturing a semiconductor device having a first and second transistor respectively of an electrostatic discharge protection circuit and internal circuit.
  • the method comprises the steps of providing a substrate, forming gates of the first and second transistor on the substrate, and patterning the mask layer region using one single mask to remove the mask layer from the gates, a portion of a drain region of the first transistor, and a source and drain region of the second transistor, implementing a first ion implantation with a first concentration under the masking of the patterned mask layer, removing the mask layer and forming sidewall spacers of the gates, and implementing a second ion implantation with a second concentration, wherein the concentration of the second implantation is heavier than that of the first implantation.
  • the present invention further provides an electrostatic discharge protection device coupled to a pad of an internal circuit.
  • the device comprises a substrate, a gate formed on the substrate, a source and drain region formed in the substrate, the drain region is coupled to the pad and the source region is coupled to receive a reference voltage, and a lightly doped region formed in the substrate, and between the gate and the drain region only, said region having a depth greater than that of the drain region.
  • the present invention also provides a semiconductor device comprising a substrate, an internal circuit formed on the substrate with a first gate formed thereon and a first source and drain region formed in the substrate and on both sides of the first gate respectively, and an electrostatic discharge protection circuit formed on the substrate having a second gate formed on the substrate, and a second source and drain region formed in the substrate and on both sides of the second gate respectively, and a first and second lightly doped region formed in the substrate, wherein the first lightly doped region surrounds the first drain region, the second lightly doped region is only disposed between the second gate and the second drain region, and the first and second lightly doped region both have a depth greater than that of the first and second drain region.
  • FIG. 1 shows a conventional on-chip ESD protection circuit with I/O buffer.
  • FIG. 2 shows a cross-section of a conventional ESD protection device with N-type ESD implantation.
  • FIG. 3 shows a cross-section of a conventional ESD protection device with P-type ESD implantation.
  • FIG. 4 shows a flowchart of a conventional method of manufacturing an ESD protection device.
  • FIG. 5A ⁇ 5 F are diagrams showing a method of manufacturing a semiconductor device with an ESD protection and internal circuit according to one embodiment of the invention.
  • FIG. 6 shows a cross-section of an ESD protection circuit according to one embodiment of the invention.
  • FIG. 7 shows a cross-sectional view of an internal circuit according to one embodiment of the invention.
  • FIG. 8 shows a cross-sectional view of an ESD protection device with a stacked-NMOS structure according to one embodiment of the invention.
  • FIG. 5A ⁇ 5 F are diagrams showing a method of manufacturing a semiconductor device with an ESD protection and internal circuit according to one embodiment of the invention.
  • the ESD protection and internal circuits are composed of transistors.
  • a P-type substrate 51 with P well 511 and STI regions 512 formed thereon is provided. Gates 521 and 522 respectively of the transistors for the ESD protection circuit and internal circuit are formed on the P-type substrate 51 .
  • a mask layer 53 is deposited and patterned using one single mask 57 to remove portions of the mask layer 53 on the gates 521 and 522 , portions of a drain regions 541 of the transistors for the ESD protection circuit, and source and drain regions 542 of the transistors for the internal circuit.
  • the mask 57 is merged with the LDD mask into one mask defining the ESD implantation regions in the ESD protection circuit and the LDD structure in the internal circuit.
  • a first ion implantation step is implemented.
  • the first ion implantation is an N ⁇ -type ion implantation with a depth D 1 under the region without the patterned mask layer. This step forms the ESD implantation regions 551 in the ESD protection circuit and the deep LDD regions 552 in the internal circuit.
  • the mask layer 53 is removed and sidewall spacers 56 of the gates 521 and 522 are formed.
  • the sidewall spacers 56 are interlayer dielectric formed by CVD (Chemical Vapor Deposition).
  • another mask layer 59 is deposited and patterned using an N+ diffusion mask 58 to remove portions of the mask layer 59 on all the drain and source regions of the transistors of the ESD protection and internal circuit.
  • a second ion implantation step is implemented under the region without the patterned mask layer 59 to form N+ doped regions 543 .
  • the second ion implantation is an N + -type ion implantation with a depth D 2 , wherein the depth D 2 is less than the depth D 1 of the first ion implantation.
  • the mask layer 59 is removed.
  • the second ions implantation step is followed by conventional CMOS process steps, such as silicidation, metallization and formation of interconnections.
  • FIG. 6 shows a cross-section of the ESD protection circuit manufactured by the previously described method.
  • the circuit has the junction depth D 1 slightly deeper than the junction depth D 2 of the drain diffusion.
  • the N ⁇ -type ESD implantation region 551 envelops the original LDD region on the drain side 543 with the exception the regions under the drain 543 and source 544 diffusion regions in the ESD protection circuit.
  • the drain 543 of the transistor of the ESD protection circuit is coupled to a pad 61 while the source 544 and gate thereof, and the substrate are coupled to ground. When a positive ESD voltage is applied to the pad 61 , the drain of the ESD protection transistor breaks down and clamps the ESD voltage.
  • the ESD current first flows through these regions so that a substrate current is generated to trigger on the parasitic lateral NPN BJT in the NMOS device.
  • the ESD current is finally discharged through the parasitic lateral NPN BJT.
  • the ESD current path is far away from the weakest surface channel of the NMOS and the ESD current flows through a large area. This prevents the ESD protection circuit from false triggering by noise or signal overshooting.
  • the ESD robustness level provided by the circuit is effectively improved, particularly under the machine model (MM) stress.
  • the doping concentration of the ESD implantation regions is lighter than that of the drain diffusion regions.
  • the deeper LDD structure of the internal circuit is also formed by the N ⁇ -type ESD implantation, as shown in FIG. 7 .
  • Contacts 71 may be formed on the gates, sources and drains of the transistors for proper interconnections.
  • the channel length of the ESD protection device is almost the same as that of the internal device with the traditional LDD structure.
  • an ESD protection circuit with a stacked-configuration NMOS structure used for a mixed-voltage I/O interface may be fabricated by the method shown in FIG. 5A ⁇ 5 E.
  • the differences between the single and stacked-configuration MOSFET are the number of gates and additional N+ diffusion regions 81 , as shown in FIG. 8 .
  • the present invention provides a method for manufacturing an ESD protection device with a novel ESD implantation, method wherein the LDD and ESD implantation masks are merged into one single mask. It is process-compatible with general CMOS processes. Thus the formed ESD protection device has a lower cost, higher ESD protection, and higher operating speed than that of a traditional ESD protection device.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A method of manufacturing a semiconductor device having a first and second transistor of an ESD protection and internal circuit respectively. The method includes the steps of providing a substrate, forming gates of the first and second transistor on the substrate, depositing a mask layer and patterning the mask layer using one single mask to remove the mask layer on the gates, a portion of a drain region of the first transistor, and a source and drain region of the second transistor, implementing ESD implantation under the regions without the patterned mask layer, removing the mask layer and forming sidewall spacers of the gates, and implementing drain diffusion.

Description

  • This application is a Continuation of co-pending application Ser. No. 10/658,772, filed on Sep. 10, 2003, and for which priority is claimed under 35 U.S.C. § 120; the entire contents of all are hereby incorporated by reference.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a method of manufacturing a semiconductor device, and more particularly to fabricating, by the deep-sub-quarter CMOS process, an ESD protection circuit with low junction capacitance, low leakage current and high ESD protection.
  • 2. Description of the Prior Art
  • Electrostatic discharge (ESD) occurs when a relatively large amount of voltage or charge generated by rubbing different materials is discharged in a pulse lasting from several to hundreds of nano-seconds depending on the discharge model. Component-level ESD stress on IC products is classified into three models: the human-body model (HBM), the machine-model (MM) and the charged-device model (CDM). To achieve an ESD protection device with reasonable ESD robustness (typically ±2 kV in the HBM ESD stress, ±200V in the MM ESD stress, and ±1000V in the CDM ESD stress) and compliant with general industrial specifications, several methods are proposed to enhance the ESD protection in of the IC products.
  • The elements that initially encounter an ESD pulse in an integrated circuit are typically input/output (I/O) buffers. The I/O buffers are directly connected to a chip bond pads or terminals thereon which are exposed to the external environment, as shown in FIG. 1. When an ESD pulse is applied to the I/O pad, a large ESD current (several amperes) is discharged through some current paths in the IC. The large ESD current may damage the gate oxide or cause current crowding around the weakest channel surface of the drain side, causing portions of the MOSFET device to burn out, if proper ESD protection circuits are not properly provided in the IC.
  • Achieving a high level of ESD protection in IC products fabricated by the sub-quarter-micron CMOS process is challenging as the diffusion junction depth is reduced, and the LDD structure and silicidation are generally employed therein. Therefore, it is necessary to integrate ESD protection circuits and devices on the chip to protect the internal circuits from ESD damage. The MOSFET devices shown in FIG. 1 are used as ESD clamp devices to discharge ESD current, and ESD protection capability thereof is dependent upon the level of ESD robustness provided by the clamp devices.
  • In sub-quarter-micron CMOS technology, the NMOS is fabricated with an LDD structure to overcome the hot-carrier issue. The drain contact to poly spacing (SDG) of the NMOS is achieved by an additional silicide-blocking mask (RPO), which removes CoSi2 silicide at both source and drain regions, providing ESD protection. The LDD structure, however, often degrades ESD robustness. To improve ESD robustness, one additional ESD implantation mask is used in some CMOS processes to eliminate the LDD peak structure. There are several U.S. patents disclosing device structures modified by the ESD implantation for improving ESD robustness.
  • There are generally two types of ESD implantation, N-type and P-type, as shown in FIGS. 2 and 3, respectively. A typical process flow of N-type arsenic ESD implantation is shown in FIG. 4. Subsequent to implantation of the LDD structure, sidewall spacers are formed on all the devices including the ESD protection devices and internal devices. After source/drain implantation, the ESD protection devices are patterned by the ESD mask so that the sidewall spacers are removed therefrom. The resulting, N-type ion implantation region covers the entire source/drain region and envelops the LDD peak structure in the ESD protection devices. Further, in U.S. Pat. No. 5,672,527, Lee discloses a similar N-type ESD implantation method, wherein the ESD protection devices are formed before the sidewall spacers. The entire source/drain region and the LDD structure of the ESD protection devices are covered by the ESD implantation region but the sidewall spacers are not removed. However, these ESD protection devices suffer an increased breakdown voltage.
  • In U.S. Pat. No. 5,559,352, Hsue discloses a method of forming an ESD protection device, including a high-energy and heavy P-type ESD implantation step wherein the ions are injected into the substrate through contact openings of the source and drain. The formed ESD implantation regions are located under the source/drain regions, which reduces the source/drain to P-substrate junction breakdown voltage. Therefore, the ESD protection device can be turned on quickly to protect the thin gate oxide of the internal circuit from ESD damage.
  • In U.S. Pat. No. 5,953,601, Shiue discloses a method of forming an ESD protection device wherein a deeply doped region of opposite conductivity (P-type for NMOS) is formed under the center of the source and drain of the ESD protection device before silicidation. This device structure is similar to Hsue's but additionally avoids silicide degradation and increase of contact resistance, which results from the transportation of metal ions into the depleted region of the junction during the high-energy ESD implantation.
  • In U.S. Pat. No. 6,114,226, Chang discloses a method of forming an ESD protection device including steps of covering the internal circuit and a portion of the silicide layer of the ESD protection device with a mask layer, etching the silicide layers uncovered by the mask layer to expose the conductive layer and a portion of the source/drain region, forming heavy P-type doped regions by ion implantation under the masking of the mask layer, and implementing another ion implantation to form an ESD implantation region under the entire drain region and enveloping the LDD structure. The heavy P-type ESD implantation region is located under a portion of the source/drain regions to form Zener junctions, which reduces the junction breakdown voltage. Moreover, the N-type ESD implantation avoids the ESD robustness degradation resulting from the LDD structure. However, the Zener junction formed by the P-type ESD implantation has a high leakage current and also increases the parasitic junction capacitance of the ESD protection device.
  • In mixed-voltage ICs, the core logic circuits operate at a low voltage level but the I/O circuits operate at a higher voltage level. The ESD implantation essential to the ESD protection device decreases the Zener junction breakdown voltage from 8V to 5V. As a result the ESD protection device becomes susceptible to faulty or unintentional triggered by noise or signal overshooting. In high-speed ICs, the parasitic junction capacitance of the ESD protection device is proportional to junction depletion depth. The P-type ESD implantation increases the junction capacitance of the Zener junction since the depletion width of the Zener junction in the ESD protection transistor is thinner than that of the device without the P-type implantation, which degrades the circuit speed of the I/O interface. Therefore, ESD protection devices with the P-type ESD implantation are not suitable for high-speed or mixed-voltage ICs.
    • SUMMARY OF THE INVENTION
  • The object of the present invention is to provide a manufacturing method of an ESD protection circuit with low junction capacitance, low leakage current and high ESD robustness using the deep-sub-micron CMOS process.
  • The present invention provides a method of manufacturing a semiconductor device having a first and second transistor respectively of an electrostatic discharge protection circuit and internal circuit. The method comprises the steps of providing a substrate, forming gates of the first and second transistor on the substrate, and patterning the mask layer region using one single mask to remove the mask layer from the gates, a portion of a drain region of the first transistor, and a source and drain region of the second transistor, implementing a first ion implantation with a first concentration under the masking of the patterned mask layer, removing the mask layer and forming sidewall spacers of the gates, and implementing a second ion implantation with a second concentration, wherein the concentration of the second implantation is heavier than that of the first implantation.
  • The present invention further provides an electrostatic discharge protection device coupled to a pad of an internal circuit. The device comprises a substrate, a gate formed on the substrate, a source and drain region formed in the substrate, the drain region is coupled to the pad and the source region is coupled to receive a reference voltage, and a lightly doped region formed in the substrate, and between the gate and the drain region only, said region having a depth greater than that of the drain region.
  • The present invention also provides a semiconductor device comprising a substrate, an internal circuit formed on the substrate with a first gate formed thereon and a first source and drain region formed in the substrate and on both sides of the first gate respectively, and an electrostatic discharge protection circuit formed on the substrate having a second gate formed on the substrate, and a second source and drain region formed in the substrate and on both sides of the second gate respectively, and a first and second lightly doped region formed in the substrate, wherein the first lightly doped region surrounds the first drain region, the second lightly doped region is only disposed between the second gate and the second drain region, and the first and second lightly doped region both have a depth greater than that of the first and second drain region.
  • Further scope of the applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, which are given by way of illustration only and thus are not limitative of the present invention, and wherein:
  • FIG. 1 shows a conventional on-chip ESD protection circuit with I/O buffer.
  • FIG. 2 shows a cross-section of a conventional ESD protection device with N-type ESD implantation.
  • FIG. 3 shows a cross-section of a conventional ESD protection device with P-type ESD implantation.
  • FIG. 4 shows a flowchart of a conventional method of manufacturing an ESD protection device.
  • FIG. 5A˜5F are diagrams showing a method of manufacturing a semiconductor device with an ESD protection and internal circuit according to one embodiment of the invention.
  • FIG. 6 shows a cross-section of an ESD protection circuit according to one embodiment of the invention.
  • FIG. 7 shows a cross-sectional view of an internal circuit according to one embodiment of the invention.
  • FIG. 8 shows a cross-sectional view of an ESD protection device with a stacked-NMOS structure according to one embodiment of the invention.
    • DETAILED DESCRIPTION OF THE INVENTION
  • FIG. 5A˜5F are diagrams showing a method of manufacturing a semiconductor device with an ESD protection and internal circuit according to one embodiment of the invention. The ESD protection and internal circuits are composed of transistors.
  • As shown in FIG. 5A, a P-type substrate 51 with P well 511 and STI regions 512 formed thereon is provided. Gates 521 and 522 respectively of the transistors for the ESD protection circuit and internal circuit are formed on the P-type substrate 51.
  • As shown in FIG. 5B, a mask layer 53 is deposited and patterned using one single mask 57 to remove portions of the mask layer 53 on the gates 521 and 522, portions of a drain regions 541 of the transistors for the ESD protection circuit, and source and drain regions 542 of the transistors for the internal circuit. The mask 57 is merged with the LDD mask into one mask defining the ESD implantation regions in the ESD protection circuit and the LDD structure in the internal circuit.
  • As shown in FIG. 5C, a first ion implantation step is implemented. The first ion implantation is an N−-type ion implantation with a depth D1 under the region without the patterned mask layer. This step forms the ESD implantation regions 551 in the ESD protection circuit and the deep LDD regions 552 in the internal circuit.
  • As shown in FIG. 5D, the mask layer 53 is removed and sidewall spacers 56 of the gates 521 and 522 are formed. The sidewall spacers 56 are interlayer dielectric formed by CVD (Chemical Vapor Deposition).
  • As shown in FIG. 5E, another mask layer 59 is deposited and patterned using an N+ diffusion mask 58 to remove portions of the mask layer 59 on all the drain and source regions of the transistors of the ESD protection and internal circuit.
  • As shown in FIG. 5F, a second ion implantation step is implemented under the region without the patterned mask layer 59 to form N+ doped regions 543. The second ion implantation is an N+-type ion implantation with a depth D2, wherein the depth D2 is less than the depth D1 of the first ion implantation. Afterwards, the mask layer 59 is removed.
  • The second ions implantation step is followed by conventional CMOS process steps, such as silicidation, metallization and formation of interconnections.
  • FIG. 6 shows a cross-section of the ESD protection circuit manufactured by the previously described method. The circuit has the junction depth D1 slightly deeper than the junction depth D2 of the drain diffusion. The N−-type ESD implantation region 551 envelops the original LDD region on the drain side 543 with the exception the regions under the drain 543 and source 544 diffusion regions in the ESD protection circuit. The drain 543 of the transistor of the ESD protection circuit is coupled to a pad 61 while the source 544 and gate thereof, and the substrate are coupled to ground. When a positive ESD voltage is applied to the pad 61, the drain of the ESD protection transistor breaks down and clamps the ESD voltage. Since the regions without the N− type ESD implantation have a lower breakdown voltage than that of the region with N− type ESD implantation, the ESD current first flows through these regions so that a substrate current is generated to trigger on the parasitic lateral NPN BJT in the NMOS device. The ESD current is finally discharged through the parasitic lateral NPN BJT. Thus, the ESD current path is far away from the weakest surface channel of the NMOS and the ESD current flows through a large area. This prevents the ESD protection circuit from false triggering by noise or signal overshooting. Moreover, the ESD robustness level provided by the circuit is effectively improved, particularly under the machine model (MM) stress.
  • Additionally, the doping concentration of the ESD implantation regions is lighter than that of the drain diffusion regions. The deeper LDD structure of the internal circuit is also formed by the N−-type ESD implantation, as shown in FIG. 7. Contacts 71 may be formed on the gates, sources and drains of the transistors for proper interconnections. The channel length of the ESD protection device is almost the same as that of the internal device with the traditional LDD structure. With a lighter doping concentration across the drain and source to P-substrate junctions, the parasitic junction capacitance of the internal circuit is further reduced, which increases the operating speed of the internal circuit.
  • Alternatively, an ESD protection circuit with a stacked-configuration NMOS structure used for a mixed-voltage I/O interface may be fabricated by the method shown in FIG. 5A˜5E. The differences between the single and stacked-configuration MOSFET are the number of gates and additional N+ diffusion regions 81, as shown in FIG. 8.
  • In conclusion, the present invention provides a method for manufacturing an ESD protection device with a novel ESD implantation, method wherein the LDD and ESD implantation masks are merged into one single mask. It is process-compatible with general CMOS processes. Thus the formed ESD protection device has a lower cost, higher ESD protection, and higher operating speed than that of a traditional ESD protection device.
  • The foregoing description of the preferred embodiments of this invention has been presented for purposes of illustration and description. Obvious modifications or variations are possible in light of the above teaching. The embodiments were chosen and described to provide the best illustration of the principles of this invention and its practical application to thereby enable those skilled in the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the present invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally, and equitably entitled.

Claims (5)

1. An electrostatic discharge protection device coupled to a pad of an internal circuit comprising:
a substrate;
a gate formed on the substrate;
a source and drain region formed in the substrate and respectively on both sides of the gate, the drain region being coupled to the pad and the source region being coupled to receive a reference voltage; and
a lightly doped region formed in the substrate, and only between the gate and the drain region, having a depth greater than that of the drain region,
wherein the projection of the gate does not overlap the lightly doped region.
2. The electrostatic discharge protection device as claimed in claim 1, wherein the source and drain region are N+ doped regions.
3. The electrostatic discharge protection device as claimed in claim 1, wherein the source and drain region are P+ doped regions.
4. The electrostatic discharge protection device as claimed in claim 1, wherein the lightly doped region is an N− type region.
5. The electrostatic discharge protection device as claimed in claim 1, wherein the lightly doped region is a P− type region.
US11/240,475 2003-09-10 2005-10-03 Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation Abandoned US20060027873A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/240,475 US20060027873A1 (en) 2003-09-10 2005-10-03 Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/658,772 US7049659B2 (en) 2003-09-10 2003-09-10 Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation
US11/240,475 US20060027873A1 (en) 2003-09-10 2005-10-03 Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/658,772 Continuation US7049659B2 (en) 2003-09-10 2003-09-10 Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation

Publications (1)

Publication Number Publication Date
US20060027873A1 true US20060027873A1 (en) 2006-02-09

Family

ID=34226845

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/658,772 Expired - Fee Related US7049659B2 (en) 2003-09-10 2003-09-10 Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation
US11/240,475 Abandoned US20060027873A1 (en) 2003-09-10 2005-10-03 Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation
US11/286,406 Expired - Fee Related US7288449B2 (en) 2003-09-10 2005-11-25 Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/658,772 Expired - Fee Related US7049659B2 (en) 2003-09-10 2003-09-10 Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/286,406 Expired - Fee Related US7288449B2 (en) 2003-09-10 2005-11-25 Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation

Country Status (2)

Country Link
US (3) US7049659B2 (en)
TW (1) TW200511450A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103311235A (en) * 2012-03-12 2013-09-18 上海华虹Nec电子有限公司 Electrostatic protection device
WO2016083141A1 (en) 2014-11-27 2016-06-02 Ecomeris Highly mineral-filled adhesive patch or bandage

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7252911B2 (en) * 2004-03-26 2007-08-07 Taiwan Semiconductor Manufacturing Co., Ltd. ESD-resistant photomask and method of preventing mask ESD damage
US20060086975A1 (en) * 2004-10-22 2006-04-27 Taiwan Semiconductor Manufacturing Co., Ltd. Device junction structure
KR100612945B1 (en) * 2005-03-31 2006-08-14 주식회사 하이닉스반도체 Electrostatic discharging input protection circuit
TW200709358A (en) * 2005-08-17 2007-03-01 Siliconmotion Inc An electro static discharge circuit
CN100428472C (en) * 2005-08-24 2008-10-22 中芯国际集成电路制造(上海)有限公司 Static discharging device for low voltage triggering and maintaining area
CN102446912B (en) * 2010-10-13 2013-09-11 上海华虹Nec电子有限公司 Metal oxide semiconductor transistor ESD (Electrostatic Discharge) protection structure and making method thereof
US9378958B2 (en) 2012-12-28 2016-06-28 United Microelectronics Corporation Electrostatic discharge protection structure and fabricating method thereof
US8890250B2 (en) 2012-12-28 2014-11-18 United Microelectronics Corporation Electrostatic discharge protection structure
US9496270B2 (en) * 2014-05-30 2016-11-15 Qualcomm Incorporated High density single-transistor antifuse memory cell
CN104269400A (en) * 2014-08-30 2015-01-07 电子科技大学 Novel gate-grounded NMOS structure ESD protective device and manufacturing method thereof
CN106158832A (en) * 2015-04-01 2016-11-23 联华电子股份有限公司 Semiconductor structure
US10297590B1 (en) * 2017-12-15 2019-05-21 Nxp Usa, Inc. Electro-static discharge protection device and method of making

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4199733A (en) * 1978-01-09 1980-04-22 Rca Corporation Extended-drain MOS mirrors
US5047358A (en) * 1989-03-17 1991-09-10 Delco Electronics Corporation Process for forming high and low voltage CMOS transistors on a single integrated circuit chip
US5200352A (en) * 1991-11-25 1993-04-06 Motorola Inc. Transistor having a lightly doped region and method of formation
US5559352A (en) * 1993-10-22 1996-09-24 United Microelectronics Corporation ESD protection improvement
US5672527A (en) * 1996-03-08 1997-09-30 United Microelectronics Corp. Method for fabricating an electrostatic discharge protection circuit
US5744372A (en) * 1995-04-12 1998-04-28 National Semiconductor Corporation Fabrication of complementary field-effect transistors each having multi-part channel
US5953601A (en) * 1998-02-17 1999-09-14 Taiwan Semiconductor Manufacturing Company, Ltd. ESD implantation scheme for 0.35 μm 3.3V 70A gate oxide process
US6114226A (en) * 1999-02-08 2000-09-05 United Microelectronics Corp Method of manufacturing electrostatic discharge protective circuit
US6396103B1 (en) * 1999-02-03 2002-05-28 Advanced Micro Devices, Inc. Optimized single side pocket implant location for a field effect transistor
US20020076876A1 (en) * 2000-12-15 2002-06-20 Ming-Dou Ker Method for manufacturing semiconductor devices having ESD protection
US6664599B1 (en) * 2002-10-28 2003-12-16 Winbond Electronics Corp. ESD protection device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5897348A (en) * 1998-03-13 1999-04-27 Texas Instruments - Acer Incorporated Low mask count self-aligned silicided CMOS transistors with a high electrostatic discharge resistance

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4199733A (en) * 1978-01-09 1980-04-22 Rca Corporation Extended-drain MOS mirrors
US5047358A (en) * 1989-03-17 1991-09-10 Delco Electronics Corporation Process for forming high and low voltage CMOS transistors on a single integrated circuit chip
US5200352A (en) * 1991-11-25 1993-04-06 Motorola Inc. Transistor having a lightly doped region and method of formation
US5559352A (en) * 1993-10-22 1996-09-24 United Microelectronics Corporation ESD protection improvement
US5744372A (en) * 1995-04-12 1998-04-28 National Semiconductor Corporation Fabrication of complementary field-effect transistors each having multi-part channel
US5672527A (en) * 1996-03-08 1997-09-30 United Microelectronics Corp. Method for fabricating an electrostatic discharge protection circuit
US5953601A (en) * 1998-02-17 1999-09-14 Taiwan Semiconductor Manufacturing Company, Ltd. ESD implantation scheme for 0.35 μm 3.3V 70A gate oxide process
US6396103B1 (en) * 1999-02-03 2002-05-28 Advanced Micro Devices, Inc. Optimized single side pocket implant location for a field effect transistor
US6114226A (en) * 1999-02-08 2000-09-05 United Microelectronics Corp Method of manufacturing electrostatic discharge protective circuit
US20020076876A1 (en) * 2000-12-15 2002-06-20 Ming-Dou Ker Method for manufacturing semiconductor devices having ESD protection
US6664599B1 (en) * 2002-10-28 2003-12-16 Winbond Electronics Corp. ESD protection device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103311235A (en) * 2012-03-12 2013-09-18 上海华虹Nec电子有限公司 Electrostatic protection device
WO2016083141A1 (en) 2014-11-27 2016-06-02 Ecomeris Highly mineral-filled adhesive patch or bandage

Also Published As

Publication number Publication date
US20060081927A1 (en) 2006-04-20
US7288449B2 (en) 2007-10-30
US7049659B2 (en) 2006-05-23
US20050051848A1 (en) 2005-03-10
TW200511450A (en) 2005-03-16

Similar Documents

Publication Publication Date Title
US7288449B2 (en) Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation
CA2039777C (en) N-channel clamp for esd protection in self-aligned silicided cmos process
US5262344A (en) N-channel clamp for ESD protection in self-aligned silicided CMOS process
US6338986B1 (en) Electrostatic discharge protection device for semiconductor integrated circuit method for producing the same and electrostatic discharge protection circuit using the same
US8354723B2 (en) Electro-static discharge protection device, semiconductor device, and method for manufacturing electro-static discharge protection device
US6831334B2 (en) Semiconductor device having electrostatic protection circuit and method of fabricating the same
US7579658B2 (en) Devices without current crowding effect at the finger's ends
KR100645039B1 (en) Electrostatic discharge protection device and mehtod of fabricating the same
KR100204986B1 (en) Integrated circuit and manufacturing thereof
EP0422676B1 (en) Semiconductor input protection device
US11508806B1 (en) Low leakage ESD MOSFET
US6229183B1 (en) ESD damage immunity buffer
US7595245B2 (en) Semiconductor device having a gate electrode material feature located adjacent a gate width side of its gate electrode and a method of manufacture therefor
US7186610B1 (en) ESD protection device for high performance IC
US6114194A (en) Method for fabricating a field device transistor
US7075156B1 (en) Collector structure for electrostatic discharge protection circuits
JP2008098276A (en) Semiconductor device and its manufacturing method
KR100645069B1 (en) Electrostatic discharge protection device and mehtod of fabricating the same
KR100984411B1 (en) ESD protection device of semiconductor device and memufacturing method thereof
US7329926B2 (en) Semiconductor device with constricted current passage
KR100353817B1 (en) Semiconductor device capable of preventing degradation of ESD protection circuit using silicididation process and method for forming the same
KR20020052874A (en) Method for fabricating ESD protection device of high breakdown voltage circuit
JPH11317375A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: TAICHI HOLDINGS, LLC, DELAWARE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SILICON INTEGRATED SYSTEMS CORP.;REEL/FRAME:023348/0301

Effective date: 20090923