US20060017910A1 - Composite printing - Google Patents
Composite printing Download PDFInfo
- Publication number
- US20060017910A1 US20060017910A1 US11/232,366 US23236605A US2006017910A1 US 20060017910 A1 US20060017910 A1 US 20060017910A1 US 23236605 A US23236605 A US 23236605A US 2006017910 A1 US2006017910 A1 US 2006017910A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- features
- patterning
- interference
- lithography
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70408—Interferometric lithography; Holographic lithography; Self-imaging lithography, e.g. utilizing the Talbot effect
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/0035—Multiple processes, e.g. applying a further resist layer on an already in a previously step, processed pattern or textured surface
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/20—Exposure; Apparatus therefor
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/20—Exposure; Apparatus therefor
- G03F7/2022—Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
- G03F7/70433—Layout for increasing efficiency or for compensating imaging errors, e.g. layout of exposure fields for reducing focus errors; Use of mask features for increasing efficiency or for compensating imaging errors
Definitions
- This disclosure relates to the printing of substrates.
- lithographic techniques can be used to print patterns such as those that define integrated circuits in microelectronic devices.
- optical lithography, e-beam lithography, UV and EUV lithography, x-ray lithography and imprint printing techniques can all be used to form micron- and submicron-sized features.
- FIG. 1 is a top view of a wafer.
- FIG. 2 is a sectional view of a portion of a layout piece on a wafer during processing.
- FIG. 3 is a top view of a layout piece after exposure and development to form a two-dimensional array of features.
- FIG. 4 is a sectional view of the layout piece of FIG. 3 .
- FIGS. 5, 6 , and 7 are sectional views along the same plane as FIG. 4 after additional processing.
- FIG. 8 shows a top view of a layout piece after exposure and development to form a pattern.
- FIG. 9 shows a sectional view of the layout piece of FIG. 8 .
- FIGS. 10 and 11 are sectional views along the same plane as FIG. 9 after additional processing.
- FIG. 12 shows a top view of a layout piece after removal of a sacrificial layer.
- FIG. 13 shows a sectional view of the layout piece of FIG. 12 .
- FIG. 14 shows a composite optical lithography system.
- FIG. 15 shows an example patterning system in the composite optical lithography system of FIG. 14 .
- FIG. 1 shows a top view of a wafer 100 .
- Wafer 100 is a semiconductor wafer being processed to form at least one integrated circuit device such as a microprocessor, a chipset device, or a memory device.
- wafer 100 can be used to form a collection of SRAM memory devices.
- Wafer 100 can include silicon, gallium arsenide, or indium phosphide.
- Wafer 100 includes an array of die portions 105 .
- Wafer 100 can be diced or otherwise processed to form a collection of dice that can be packaged to form individual integrated circuit devices.
- Each die portion 105 includes one or more layout pieces 110 .
- a layout piece 110 is a section of a die portion 105 that includes a pattern. The pattern defined in a layout piece 110 generally contributes to the function of integrated circuit devices formed from die portions 105 .
- FIG. 2 is a sectional view of a portion of layout piece 110 on wafer 100 .
- layout piece 110 includes a substrate 205 , a pattern layer 210 , a sacrificial layer 215 , and a printing layer 220 .
- Substrate 205 can be the base wafer or another layer formed during previous processing.
- Pattern layer 210 is the portion of layout piece 110 that is to be patterned. Pattern layer 210 can be patterned to form all or a portion of a microelectronic device.
- Pattern layer 210 can be, e.g., an electrical insulator such as silicon dioxide or nitride, a semiconducting material such as p- or n-doped silicon, or a conducting layer such as copper or aluminum.
- Sacrificial layer 215 is a temporary layer that can be selectively removed from pattern layer 210 .
- Sacrificial layer 215 can be an interlayer dielectric (ILD) such as a silicon oxide or nitride.
- Printing layer 220 is a material that is sensitive to one or more techniques for printing patterns.
- printing layer 220 can be a positive or negative photoresist. The following description assumes printing layer 220 to be a positive photoresist.
- FIG. 3 is a top view and FIG. 4 is a sectional view of layout piece 110 after exposure and development to form a two-dimensional array 300 of repeating features 305 .
- Features 305 repeat in array 300 in that, excepting manufacturing defects and other irregularities in individual features 305 , array 300 includes a repetitive order or arrangement of individual features 305 .
- Array 300 can be rectangular or square with a length 310 and a width 315 that occupies all or a portion of layout piece 110 .
- Features 305 in array 300 have a pitch 320 . The pitch of features is the smallest spatial periodicity of the features.
- contact pitch 320 is the sum of the width 325 of a contact 305 and the shortest distance 330 to the next nearest contact 305 . Only a single pair of contacts 305 need be at pitch 320 . Thus, the separation distance and width of contacts 305 can vary (e.g., in the horizontal and vertical directions) and array 300 can still have pitch 320 .
- Features 305 can be formed using any of a number of different lithographic techniques such as e-beam lithography, interference lithography, and optical lithography using phase-shifting masks and optical proximity correction techniques. These lithographic techniques can involve the exposure of wafer 100 using an interference pattern.
- features 305 can be formed using interference lithography by exposing resist 220 using two orthogonal sets of interfering laser beams with a wavelength ⁇ 1 to form the array of features with pitch 320 approaching 1 ⁇ 2 ⁇ 1 .
- the orthogonal sets can be generated by splitting a single source four ways using a pyramidal prism and interfering the reflections from two orthogonal pairs of opposing pairs of mirrors.
- the orthogonal pairs can illuminate a substrate at different angles of illumination or the orthogonal pairs can illuminate a substrate at the same angle of illumination. Illuminating at the same angle can impart the substrate with the same pitch in both, orthogonal, directions.
- the orthogonal sets can be generated by double exposing resist 220 after wafer 100 is subject to a 90° rotation in a traditional interferometric lithography system.
- Features 305 can display features characteristic of the lithographic technique used to form features 305 .
- features 305 can be formed with a definition characteristic of interference lithography and a pitch approaching 1 ⁇ 2 ⁇ 1 with minimal feature distortion of the type that arises due to imperfections in projection printing systems and techniques.
- features 305 can be formed without imperfections that arise due to the use of a mask, lenses, projection optics, and/or the backscattering of electrons.
- Features 305 can also show the influence of the relatively large depth of focus provided by interferometric lithography techniques.
- the relatively large depth of focus can provide precise control of the dimensional characteristics of features, especially relative to the control provided by optical systems in which high numerical apertures limit both the depth of field and the ability to print real world substrates that are not ideally flat.
- FIGS. 5, 6 , and 7 are sectional views along the same plane as FIG. 4 after additional processing.
- FIG. 5 shows layout piece 110 after an etch has defined cavities 505 in sacrificial layer 215 .
- cavities 505 can be defined using a dry plasma etch.
- Cavities 505 can inherit the character of features 305 that are characteristic of the lithographic technique used to form features 305 .
- cavities 505 can inherit the definition characteristic of interference lithography where minimal pitch approaches 1 ⁇ 2 ⁇ 1 with minimal feature distortion of the type that arises due to imperfections in projection printing systems and techniques.
- Cavities 505 can be generally cylindrical with their axes oriented perpendicular to the plane of wafer 100 .
- Cavities 505 can be defined to have substantially the same pitch 320 as features 305 .
- Cavities 505 can have diameters smaller, larger, or substantially the same as the diameters of features 305 , depending on the etch process selected to define cavities 505 .
- FIG. 6 shows layout piece 110 after resist 220 has been stripped.
- FIG. 7 shows layout piece 110 after a new resist layer 705 has been formed above sacrificial layer 215 .
- Resist layer 705 can either cap or fill cavities 505 of sacrificial layer 215 .
- Resist layer 705 can be formed, e.g., by spin coating photoresist on wafer 100 .
- FIG. 8 shows a top view and FIG. 9 shows a sectional view of layout piece 110 after resist layer 705 has be exposed and developed to form a FIG. 805 .
- FIG. 805 can be arbitrarily shaped in that FIG. 805 need not include a repetitive order or arrangement.
- FIG. 805 is aligned with the two-dimensional array of cavities 505 to either expose (for example, at 810 ) or cover (for example, at 815 ) individual cavities 505 .
- FIG. 805 can be formed with a length 820 and a width 825 that occupies all or a portion of layout piece 110 .
- FIG. 805 can include elements with a pitch 830 .
- Pattern element pitch 830 is the sum of the width 835 of an element 840 and the shortest distance 845 to the next nearest element 850 . Only a single pair of elements in FIG. 805 need be at pitch 830 . Thus, the separation distance and width of elements can vary, and FIG. 805 can still have pitch 830 .
- Pitch 830 can be two or more times as large as contact pitch 320 .
- FIG. 805 can be formed using lithographic systems and techniques that have a lower resolution than the systems and techniques used to form features 305 .
- FIG. 805 can be formed using an optical lithography system with a wavelength larger than ⁇ 1 .
- FIG. 805 can be formed using a traditional binary optical lithography system, or other lithographic systems such as imprint and e-beam lithographic systems capable of achieving the lower resolution.
- the exposure or shielding of cavities 505 by FIG. 805 can be used to introduce irregularity into the repeating array of cavities 505 after hardening of resist 705 .
- the arbitrary shape of FIG. 805 can be used to stop the periodic reoccurrence of features in layout piece 110 .
- FIGS. 10 and 11 are sectional views along the same plane as FIG. 8 after additional processing.
- FIG. 10 shows layout piece 110 after an etch has defined cavities 1005 in pattern layer 210 .
- cavities 1005 can be defined using a dry plasma etch.
- Cavities 1005 can inherit, by way of cavities 505 , the character of features 305 that are characteristic of the lithographic technique used to form features 305 .
- cavities 1005 can inherit, by way of cavities 505 , the definition characteristic of interference lithography with minimal feature distortion of the type that arises due to imperfections in projection printing systems and techniques at a pitch approaching ⁇ 1 .
- Cavities 1005 can be generally cylindrical, with their axes oriented perpendicular to the plane of wafer 100 . Cavities 1005 can be defined to have substantially the same pitch 320 as features 305 . Cavities 1005 can have diameters smaller, larger, or substantially the same as the diameters of cavities 505 .
- FIG. 11 shows layout piece 110 after resist 705 has been stripped to expose previously covered cavities 505 .
- FIGS. 12 shows a top view and FIG. 13 shows a sectional view of layout piece 110 after sacrificial layer 215 has been removed. Sacrificial layer 215 can be removed by chemical mechanical polishing (CMP) or by etching. After removal of sacrificial layer 215 and the exposure of cavities 1005 , pattern layer 210 in layout piece 110 includes a collection of pattern features 1205 . Pattern features 1205 can be used in a functional design layout of a microelectronic device. Pattern features 1205 can have pitch 320 that is limited by the pitch available from the lithographic technique used to form contacts 305 . Moreover, depending upon the geometry of resist FIG. 805 , pattern features 1205 can also have an arbitrary arrangement in pattern layer 210 since, after irregularity is introduced into repeating array 300 , the impact of at least some of the small pitch features 305 upon wafer 100 has been eliminated.
- CMP chemical mechanical polishing
- Such composite patterning can prove advantageous.
- a single layout piece can be patterned with features using a higher resolution system or technique and the functional impact of those features can be modified or even eliminated using a lower resolution system or technique.
- older, typically lower resolution, equipment can be used to modify the impact of higher resolution features, providing increased lifespans to the older equipment.
- Patterning cost can be decreased by devoting high resolution systems to the production of high resolution features while using less expensive, lower resolution systems for the modification of the impact of those high resolution features.
- high resolution but relatively inexpensive interferometric systems can be combined with relatively inexpensive low resolution systems to produce high quality, high resolution patterns without large capital investments. Since the arrangement of patterns produced using interferometric systems can be changed using lower resolution systems, the applicability of interferometric systems can be increased.
- interferometric systems can be used to form substantially arbitrary arrangements of features that are not constrained by the geometries and arrangements of interference patterns.
- FIG. 14 shows a composite optical lithography system 1400 .
- System 1400 includes an environmental enclosure 1405 .
- Enclosure 1405 can be a clean room or other location suitable for printing features on substrates.
- Enclosure 1405 can also be a dedicated environmental system to be placed inside a clean room to provide both environmental stability and protection against airborne particles and other causes of printing defects.
- Enclosure 1405 encloses an interference lithography system 1410 and a patterning system 1415 .
- Interference lithography system 1410 includes a collimated electromagnetic radiation source 1420 and interference optics 1425 that together provide interferometric patterning of substrates.
- Patterning system 1415 can use any of a number of different approaches for patterning a substrate.
- patterning system 1415 can be an e-beam projection system, an imprint printing system, or an optical projection lithography system.
- Patterning system 1415 can also be a maskless module, such as an electron beam direct write module, an ion beam direct write module, or an optical direct write module.
- Systems 1410 , 1415 can share a common mask handling subsystem 1430 , a common wafer handling subsystem 1435 , a common control subsystem 1440 , and a common stage 1445 .
- Mask handling subsystem 1430 is a device for positioning a mask in system 1400 .
- Wafer handling subsystem 1435 is a device for positioning a wafer in system 1400 .
- Control subsystem 1440 is a device for regulating one or more properties or devices of system 1400 over time. For example, control subsystem 1440 can regulate the position or operation of a device in system 1400 or the temperature or other environmental qualities within environmental enclosure 1405 .
- Control subsystem 1440 can also translate stage 1445 between a first position 1450 and a second position 1455 .
- Stage 1445 includes a chuck 1460 for gripping a wafer.
- stage 1445 and chuck 1460 can present a gripped wafer to patterning system 1415 for patterning.
- stage 1445 and chuck 1460 can present a gripped wafer to interference lithography system 1410 for interferometric patterning.
- control subsystem 1440 includes an alignment sensor 1465 .
- Alignment sensor 1465 can transduce and control the position of the wafer (e.g., using wafer alignment marks) to align a pattern formed using interference lithography system 1410 with a pattern formed by patterning system 1415 . Such positioning can be used when introducing irregularity into a repeating array of features, as discussed above.
- FIG. 15 shows an example optical lithographic implementation of patterning system 1415 .
- patterning system 1415 can be a step-and-repeat projection system.
- a patterning system 1415 can include an illuminator 1505 , a mask stage 1510 , and projection optics 1515 .
- Illuminator 1505 can include an electromagnetic radiation source 1520 and an aperture/condenser 1525 .
- Source 1520 can be the same as source 1420 or source 1520 can be an entirely different device.
- Source 1520 can emit at the same or at a different wavelength as source 1420 .
- Aperture/condenser 1525 can include one or more devices for collecting, collimating, filtering, and focusing the electromagnetic emission from source 1420 to increase the uniformity of illumination upon mask stage 1510 .
- Mask stage 1510 can support a mask 1530 in the illumination path.
- Projection optics 1515 can be a device for reducing image size.
- Projection optics 1515 can include a filtering projection lens.
- alignment sensor 1465 can ensure that the exposures are aligned with a repeating array of interferometric features to introduce irregularity into the repeating array.
- both positive and negative resists can be used for either of resist layers 220 , 705 .
- Lithographic techniques that use different wavelengths can be used to process the same substrate.
- Substrates other than semiconductor wafers can be patterned. Accordingly, other implementations are within the scope of the following claims.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Printing Methods (AREA)
Abstract
Systems and techniques for printing substrates. In one implementation, a method includes patterning a substrate with a substantially arbitrary arrangement of features by introducing irregularity into a repeating array of features.
Description
- This application is a divisional application of and claims priority to U.S. application Ser. No. 10/688,306, filed on Oct. 17, 2003, the contents of which are incorporated herein by reference.
- This disclosure relates to the printing of substrates.
- Various lithographic techniques can be used to print patterns such as those that define integrated circuits in microelectronic devices. For example, optical lithography, e-beam lithography, UV and EUV lithography, x-ray lithography and imprint printing techniques can all be used to form micron- and submicron-sized features.
-
FIG. 1 is a top view of a wafer. -
FIG. 2 is a sectional view of a portion of a layout piece on a wafer during processing. -
FIG. 3 is a top view of a layout piece after exposure and development to form a two-dimensional array of features. -
FIG. 4 is a sectional view of the layout piece ofFIG. 3 . -
FIGS. 5, 6 , and 7 are sectional views along the same plane asFIG. 4 after additional processing. -
FIG. 8 shows a top view of a layout piece after exposure and development to form a pattern. -
FIG. 9 shows a sectional view of the layout piece ofFIG. 8 . -
FIGS. 10 and 11 are sectional views along the same plane asFIG. 9 after additional processing. -
FIG. 12 shows a top view of a layout piece after removal of a sacrificial layer. -
FIG. 13 shows a sectional view of the layout piece ofFIG. 12 . -
FIG. 14 shows a composite optical lithography system. -
FIG. 15 shows an example patterning system in the composite optical lithography system ofFIG. 14 . - Like reference symbols in the various drawings indicate like elements.
-
FIG. 1 shows a top view of awafer 100. Wafer 100 is a semiconductor wafer being processed to form at least one integrated circuit device such as a microprocessor, a chipset device, or a memory device. For example,wafer 100 can be used to form a collection of SRAM memory devices. Wafer 100 can include silicon, gallium arsenide, or indium phosphide. Wafer 100 includes an array of dieportions 105. Wafer 100 can be diced or otherwise processed to form a collection of dice that can be packaged to form individual integrated circuit devices. Each dieportion 105 includes one ormore layout pieces 110. Alayout piece 110 is a section of adie portion 105 that includes a pattern. The pattern defined in alayout piece 110 generally contributes to the function of integrated circuit devices formed from dieportions 105. -
FIG. 2 is a sectional view of a portion oflayout piece 110 onwafer 100. At the processing stage illustrated inFIG. 2 ,layout piece 110 includes asubstrate 205, apattern layer 210, asacrificial layer 215, and aprinting layer 220.Substrate 205 can be the base wafer or another layer formed during previous processing.Pattern layer 210 is the portion oflayout piece 110 that is to be patterned.Pattern layer 210 can be patterned to form all or a portion of a microelectronic device.Pattern layer 210 can be, e.g., an electrical insulator such as silicon dioxide or nitride, a semiconducting material such as p- or n-doped silicon, or a conducting layer such as copper or aluminum.Sacrificial layer 215 is a temporary layer that can be selectively removed frompattern layer 210.Sacrificial layer 215 can be an interlayer dielectric (ILD) such as a silicon oxide or nitride.Printing layer 220 is a material that is sensitive to one or more techniques for printing patterns. For example,printing layer 220 can be a positive or negative photoresist. The following description assumesprinting layer 220 to be a positive photoresist. -
Resist layer 220 can be exposed and developed to form a pattern.FIG. 3 is a top view andFIG. 4 is a sectional view oflayout piece 110 after exposure and development to form a two-dimensional array 300 of repeatingfeatures 305.Features 305 repeat inarray 300 in that, excepting manufacturing defects and other irregularities inindividual features 305,array 300 includes a repetitive order or arrangement ofindividual features 305.Array 300 can be rectangular or square with alength 310 and awidth 315 that occupies all or a portion oflayout piece 110.Features 305 inarray 300 have apitch 320. The pitch of features is the smallest spatial periodicity of the features. For example,contact pitch 320 is the sum of thewidth 325 of acontact 305 and theshortest distance 330 to the nextnearest contact 305. Only a single pair ofcontacts 305 need be atpitch 320. Thus, the separation distance and width ofcontacts 305 can vary (e.g., in the horizontal and vertical directions) andarray 300 can still havepitch 320. -
Features 305 can be formed using any of a number of different lithographic techniques such as e-beam lithography, interference lithography, and optical lithography using phase-shifting masks and optical proximity correction techniques. These lithographic techniques can involve the exposure ofwafer 100 using an interference pattern. For example,features 305 can be formed using interference lithography by exposingresist 220 using two orthogonal sets of interfering laser beams with a wavelength λ1 to form the array of features withpitch 320 approaching ½λ1. The orthogonal sets can be generated by splitting a single source four ways using a pyramidal prism and interfering the reflections from two orthogonal pairs of opposing pairs of mirrors. The orthogonal pairs can illuminate a substrate at different angles of illumination or the orthogonal pairs can illuminate a substrate at the same angle of illumination. Illuminating at the same angle can impart the substrate with the same pitch in both, orthogonal, directions. Alternatively, the orthogonal sets can be generated by double exposingresist 220 afterwafer 100 is subject to a 90° rotation in a traditional interferometric lithography system. -
Features 305 can display features characteristic of the lithographic technique used to formfeatures 305. For example, whenfeatures 305 are formed using interference lithography,features 305 can be formed with a definition characteristic of interference lithography and a pitch approaching ½λ1 with minimal feature distortion of the type that arises due to imperfections in projection printing systems and techniques. For example,features 305 can be formed without imperfections that arise due to the use of a mask, lenses, projection optics, and/or the backscattering of electrons.Features 305 can also show the influence of the relatively large depth of focus provided by interferometric lithography techniques. For example, the relatively large depth of focus can provide precise control of the dimensional characteristics of features, especially relative to the control provided by optical systems in which high numerical apertures limit both the depth of field and the ability to print real world substrates that are not ideally flat. -
FIGS. 5, 6 , and 7 are sectional views along the same plane asFIG. 4 after additional processing. In particular,FIG. 5 showslayout piece 110 after an etch has definedcavities 505 insacrificial layer 215. For example,cavities 505 can be defined using a dry plasma etch.Cavities 505 can inherit the character offeatures 305 that are characteristic of the lithographic technique used to form features 305. For example, when features 305 are exposed using interference lithography,cavities 505 can inherit the definition characteristic of interference lithography where minimal pitch approaches ½λ1 with minimal feature distortion of the type that arises due to imperfections in projection printing systems and techniques.Cavities 505 can be generally cylindrical with their axes oriented perpendicular to the plane ofwafer 100.Cavities 505 can be defined to have substantially thesame pitch 320 as features 305.Cavities 505 can have diameters smaller, larger, or substantially the same as the diameters offeatures 305, depending on the etch process selected to definecavities 505. -
FIG. 6 showslayout piece 110 after resist 220 has been stripped.FIG. 7 showslayout piece 110 after a new resistlayer 705 has been formed abovesacrificial layer 215. Resistlayer 705 can either cap or fillcavities 505 ofsacrificial layer 215. Resistlayer 705 can be formed, e.g., by spin coating photoresist onwafer 100. -
FIG. 8 shows a top view andFIG. 9 shows a sectional view oflayout piece 110 after resistlayer 705 has be exposed and developed to form aFIG. 805 .FIG. 805 can be arbitrarily shaped in thatFIG. 805 need not include a repetitive order or arrangement.FIG. 805 is aligned with the two-dimensional array ofcavities 505 to either expose (for example, at 810) or cover (for example, at 815)individual cavities 505. -
FIG. 805 can be formed with alength 820 and awidth 825 that occupies all or a portion oflayout piece 110.FIG. 805 can include elements with apitch 830.Pattern element pitch 830 is the sum of thewidth 835 of anelement 840 and theshortest distance 845 to the nextnearest element 850. Only a single pair of elements inFIG. 805 need be atpitch 830. Thus, the separation distance and width of elements can vary, andFIG. 805 can still havepitch 830.Pitch 830 can be two or more times as large ascontact pitch 320. - Since
pattern pitch 830 can be relatively larger thancontact pitch 320,FIG. 805 can be formed using lithographic systems and techniques that have a lower resolution than the systems and techniques used to form features 305. For example, iffeatures 305 are formed using an interferometric lithography system with a wavelength λ1, thenFIG. 805 can be formed using an optical lithography system with a wavelength larger than λ1. As another example,FIG. 805 can be formed using a traditional binary optical lithography system, or other lithographic systems such as imprint and e-beam lithographic systems capable of achieving the lower resolution. - The exposure or shielding of
cavities 505 byFIG. 805 can be used to introduce irregularity into the repeating array ofcavities 505 after hardening of resist 705. In other words, the arbitrary shape ofFIG. 805 can be used to stop the periodic reoccurrence of features inlayout piece 110. -
FIGS. 10 and 11 are sectional views along the same plane asFIG. 8 after additional processing. In particular,FIG. 10 shows layout piece 110 after an etch has definedcavities 1005 inpattern layer 210. For example,cavities 1005 can be defined using a dry plasma etch.Cavities 1005 can inherit, by way ofcavities 505, the character offeatures 305 that are characteristic of the lithographic technique used to form features 305. For example, when features 305 are exposed using interference lithography,cavities 1005 can inherit, by way ofcavities 505, the definition characteristic of interference lithography with minimal feature distortion of the type that arises due to imperfections in projection printing systems and techniques at a pitch approaching λ1.Cavities 1005 can be generally cylindrical, with their axes oriented perpendicular to the plane ofwafer 100.Cavities 1005 can be defined to have substantially thesame pitch 320 as features 305.Cavities 1005 can have diameters smaller, larger, or substantially the same as the diameters ofcavities 505. -
FIG. 11 shows layout piece 110 after resist 705 has been stripped to expose previously coveredcavities 505. FIGS. 12 shows a top view andFIG. 13 shows a sectional view oflayout piece 110 aftersacrificial layer 215 has been removed.Sacrificial layer 215 can be removed by chemical mechanical polishing (CMP) or by etching. After removal ofsacrificial layer 215 and the exposure ofcavities 1005,pattern layer 210 inlayout piece 110 includes a collection of pattern features 1205. Pattern features 1205 can be used in a functional design layout of a microelectronic device. Pattern features 1205 can havepitch 320 that is limited by the pitch available from the lithographic technique used to formcontacts 305. Moreover, depending upon the geometry of resistFIG. 805 , pattern features 1205 can also have an arbitrary arrangement inpattern layer 210 since, after irregularity is introduced into repeatingarray 300, the impact of at least some of the small pitch features 305 uponwafer 100 has been eliminated. - Such composite patterning can prove advantageous. For example, a single layout piece can be patterned with features using a higher resolution system or technique and the functional impact of those features can be modified or even eliminated using a lower resolution system or technique. For example, older, typically lower resolution, equipment can be used to modify the impact of higher resolution features, providing increased lifespans to the older equipment. Patterning cost can be decreased by devoting high resolution systems to the production of high resolution features while using less expensive, lower resolution systems for the modification of the impact of those high resolution features. For example, high resolution but relatively inexpensive interferometric systems can be combined with relatively inexpensive low resolution systems to produce high quality, high resolution patterns without large capital investments. Since the arrangement of patterns produced using interferometric systems can be changed using lower resolution systems, the applicability of interferometric systems can be increased. In particular, interferometric systems can be used to form substantially arbitrary arrangements of features that are not constrained by the geometries and arrangements of interference patterns.
-
FIG. 14 shows a compositeoptical lithography system 1400.System 1400 includes anenvironmental enclosure 1405.Enclosure 1405 can be a clean room or other location suitable for printing features on substrates.Enclosure 1405 can also be a dedicated environmental system to be placed inside a clean room to provide both environmental stability and protection against airborne particles and other causes of printing defects. -
Enclosure 1405 encloses aninterference lithography system 1410 and apatterning system 1415.Interference lithography system 1410 includes a collimatedelectromagnetic radiation source 1420 andinterference optics 1425 that together provide interferometric patterning of substrates.Patterning system 1415 can use any of a number of different approaches for patterning a substrate. For example,patterning system 1415 can be an e-beam projection system, an imprint printing system, or an optical projection lithography system.Patterning system 1415 can also be a maskless module, such as an electron beam direct write module, an ion beam direct write module, or an optical direct write module. -
Systems mask handling subsystem 1430, a commonwafer handling subsystem 1435, acommon control subsystem 1440, and acommon stage 1445.Mask handling subsystem 1430 is a device for positioning a mask insystem 1400.Wafer handling subsystem 1435 is a device for positioning a wafer insystem 1400.Control subsystem 1440 is a device for regulating one or more properties or devices ofsystem 1400 over time. For example,control subsystem 1440 can regulate the position or operation of a device insystem 1400 or the temperature or other environmental qualities withinenvironmental enclosure 1405. -
Control subsystem 1440 can also translatestage 1445 between afirst position 1450 and asecond position 1455.Stage 1445 includes achuck 1460 for gripping a wafer. Atfirst position 1450,stage 1445 andchuck 1460 can present a gripped wafer topatterning system 1415 for patterning. Atsecond position 1455,stage 1445 andchuck 1460 can present a gripped wafer tointerference lithography system 1410 for interferometric patterning. - To ensure the proper positioning of a wafer by
chuck 1460 andstage 1445,control subsystem 1440 includes analignment sensor 1465.Alignment sensor 1465 can transduce and control the position of the wafer (e.g., using wafer alignment marks) to align a pattern formed usinginterference lithography system 1410 with a pattern formed bypatterning system 1415. Such positioning can be used when introducing irregularity into a repeating array of features, as discussed above. -
FIG. 15 shows an example optical lithographic implementation ofpatterning system 1415. In particular,patterning system 1415 can be a step-and-repeat projection system. Such apatterning system 1415 can include anilluminator 1505, amask stage 1510, andprojection optics 1515.Illuminator 1505 can include anelectromagnetic radiation source 1520 and an aperture/condenser 1525.Source 1520 can be the same assource 1420 orsource 1520 can be an entirely different device.Source 1520 can emit at the same or at a different wavelength assource 1420. Aperture/condenser 1525 can include one or more devices for collecting, collimating, filtering, and focusing the electromagnetic emission fromsource 1420 to increase the uniformity of illumination uponmask stage 1510. -
Mask stage 1510 can support amask 1530 in the illumination path.Projection optics 1515 can be a device for reducing image size.Projection optics 1515 can include a filtering projection lens. Asstage 1445 repeatedly translates a gripped wafer for exposure byilluminator 1505 throughmask stage 1510 andprojection optics 1515,alignment sensor 1465 can ensure that the exposures are aligned with a repeating array of interferometric features to introduce irregularity into the repeating array. - A number of implementations have been described. Nevertheless, it will be understood that various modifications may be made. For example, both positive and negative resists can be used for either of resist
layers
Claims (21)
1. A method comprising:
patterning a substrate with a substantially arbitrary arrangement of features by introducing irregularity into a periodic array defined in the substrate using interference lithography.
2. The method of claim 1 , wherein introducing irregularity comprises forming an arbitrary figure at a location to mask a portion of the periodic array.
3. The method of claim 2 , wherein patterning the substrate further comprises etching the substrate through portions of the repeating array not covered by the arbitrary figure.
4. The method of claim 1 , wherein introducing irregularity into the periodic array comprises introducing irregularity into a two-dimensional periodic array of contacts.
5. The method of claim 1 , wherein patterning the substrate further comprises etching the substrate using the substantially arbitrary arrangement to direct the etching.
6. The method of claim 1 , wherein patterning the substrate further comprises patterning the substrate with the substantially arbitrary arrangement having a pitch approaching one half the wavelength of electromagnetic radiation used in the interference lithography.
7. A method comprising:
using interference lithography to expose a substrate with an interference pattern, the interference pattern imparting the substrate with repeating first features; and
introducing irregularity into the repetition of the interference pattern to impart a substantially arbitrary feature arrangement to the substrate.
8. The method of claim 7 , wherein introducing irregularity comprises forming a substantially arbitrary figure to mask some portion of the interference pattern.
9. The method of claim 8 , further comprising patterning the substrate using the substantially arbitrary figure to define the substantially arbitrary feature arrangement.
10. The method of claim 7 , wherein using interference lithography to expose the substrate comprises imparting, to the substrate, first features having a pitch approaching one half the wavelength of the interference lithography electromagnetic radiation.
11. A method comprising:
patterning a substrate using interference lithography, the patterning providing first features with a first pitch approaching one half the wavelength of a patterning electromagnetic radiation; and
eliminating the impact of at least some of the first features on the substrate using a second lithographic technique providing second features with a second pitch, the second pitch being two or more times larger than the first pitch.
12. The method of claim 11 , wherein patterning the substrate using interference lithography comprises exposing the substrate with a pair of interference patterns.
13. The method of claim 12 , wherein exposing the substrate comprises exposing the substrate with a substantially identical pair of interference patterns.
14. The method of claim 12 , wherein exposing the substrate comprises exposing the substrate with the pair of interference patterns simultaneously.
15. The method of claim 11 , wherein eliminating the impact of at least some of the first features on the substrate comprises patterning using a binary mask.
16. The method of claim 11 , wherein eliminating the impact of at least some of the first features on the substrate comprises printing an arbitrary figure to mask some of the first features.
17. The method of claim 16 , wherein eliminating the impact of at least some of the first features on the substrate further comprises etching a portion of the substrate through the first features not covered by the arbitrary figure.
18. A method comprising:
using interference lithography to define a periodic array of features;
masking some of the features in the periodic array; and
etching a substantially arbitrary arrangement of features in a substrate using unmasked features in the periodic array as a guide.
19. The method of claim 18 , wherein using interference lithography to define the periodic array comprises using interference lithography to define a periodic array of contacts.
20. An apparatus comprising:
an interference lithography exposure module to produce a first exposure resulting in an array of repeating contacts in a photosensitive media; and
a second patterning module to reduce regularity of the features in the array.
21. The apparatus of claim 20 , wherein the interference exposure lithography module comprises:
a pyramidal beam splitter to split an electromagnetic radiation four ways; and
two sets of opposing pairs of mirrors disposed to create an interference pattern by reflecting the split electromagnetic radiation.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/232,366 US20060017910A1 (en) | 2003-10-17 | 2005-09-20 | Composite printing |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/688,306 US7142282B2 (en) | 2003-10-17 | 2003-10-17 | Device including contacts |
US11/232,366 US20060017910A1 (en) | 2003-10-17 | 2005-09-20 | Composite printing |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/688,306 Division US7142282B2 (en) | 2003-10-17 | 2003-10-17 | Device including contacts |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060017910A1 true US20060017910A1 (en) | 2006-01-26 |
Family
ID=34521141
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/688,306 Expired - Fee Related US7142282B2 (en) | 2003-10-17 | 2003-10-17 | Device including contacts |
US11/232,366 Abandoned US20060017910A1 (en) | 2003-10-17 | 2005-09-20 | Composite printing |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/688,306 Expired - Fee Related US7142282B2 (en) | 2003-10-17 | 2003-10-17 | Device including contacts |
Country Status (7)
Country | Link |
---|---|
US (2) | US7142282B2 (en) |
EP (1) | EP1673661A2 (en) |
JP (1) | JP2007510289A (en) |
KR (1) | KR100906788B1 (en) |
CN (1) | CN1894627A (en) |
TW (1) | TWI273354B (en) |
WO (1) | WO2005040920A2 (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050073671A1 (en) * | 2003-10-07 | 2005-04-07 | Intel Corporation | Composite optical lithography method for patterning lines of substantially equal width |
US20050074698A1 (en) * | 2003-10-07 | 2005-04-07 | Intel Corporation | Composite optical lithography method for patterning lines of significantly different widths |
US20050083497A1 (en) * | 2003-10-17 | 2005-04-21 | Yan Borodovsky | Composite printing |
US20050085085A1 (en) * | 2003-10-17 | 2005-04-21 | Yan Borodovsky | Composite patterning with trenches |
US20050088633A1 (en) * | 2003-10-24 | 2005-04-28 | Intel Corporation | Composite optical lithography method for patterning lines of unequal width |
US20080063813A1 (en) * | 2005-01-08 | 2008-03-13 | Applied Materials, Inc. | High-throughput hdp-cvd processes for advanced gapfill applications |
US20080094600A1 (en) * | 2006-10-20 | 2008-04-24 | Carl Zeiss Smt Ag | Illumination device and mask for microlithography projection exposure system, and related methods |
US20090046263A1 (en) * | 2007-08-14 | 2009-02-19 | Applied Materials, Inc. | Using phase difference of interference lithography for resolution enhancement |
US20090117491A1 (en) * | 2007-08-31 | 2009-05-07 | Applied Materials, Inc. | Resolution enhancement techniques combining interference-assisted lithography with other photolithography techniques |
US20100002210A1 (en) * | 2007-08-31 | 2010-01-07 | Applied Materials, Inc. | Integrated interference-assisted lithography |
US8642232B2 (en) * | 2011-11-18 | 2014-02-04 | Periodic Structures, Inc. | Method of direct writing with photons beyond the diffraction limit |
US9018108B2 (en) | 2013-01-25 | 2015-04-28 | Applied Materials, Inc. | Low shrinkage dielectric films |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7326501B2 (en) * | 2003-03-10 | 2008-02-05 | Intel Corporation | Method for correcting focus-dependent line shifts in printing with sidewall chrome alternating aperture masks (SCAAM) |
JP3892843B2 (en) * | 2003-11-04 | 2007-03-14 | 株式会社東芝 | Dimension measuring method, dimension measuring apparatus and measuring mark |
US7335583B2 (en) * | 2004-09-30 | 2008-02-26 | Intel Corporation | Isolating semiconductor device structures |
US20070243492A1 (en) * | 2006-04-14 | 2007-10-18 | Mcelheny Peter J | Double exposure photolithographic process |
US8264667B2 (en) * | 2006-05-04 | 2012-09-11 | Asml Netherlands B.V. | Lithographic apparatus and device manufacturing method using interferometric and other exposure |
US20080237672A1 (en) * | 2007-03-30 | 2008-10-02 | Doyle Brian S | High density memory |
US20100187611A1 (en) | 2009-01-27 | 2010-07-29 | Roberto Schiwon | Contacts in Semiconductor Devices |
WO2011018822A1 (en) * | 2009-08-11 | 2011-02-17 | 富士通セミコンダクター株式会社 | Method for manufacturing semiconductor device |
JP5742517B2 (en) * | 2011-07-04 | 2015-07-01 | 住友電気工業株式会社 | Method for forming sampled grating and method for manufacturing semiconductor laser |
JP2013145863A (en) | 2011-11-29 | 2013-07-25 | Gigaphoton Inc | Two-beam interference apparatus and two-beam interference exposure system |
US9274416B2 (en) | 2013-09-11 | 2016-03-01 | United Microelectronics Corp. | Method for forming photo-mask and OPC method |
US9349639B2 (en) | 2014-10-08 | 2016-05-24 | United Microelectronics Corp. | Method for manufacturing a contact structure used to electrically connect a semiconductor device |
Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4517280A (en) * | 1982-11-04 | 1985-05-14 | Sumitomo Electric Industries, Ltd. | Process for fabricating integrated optics |
US5041361A (en) * | 1988-08-08 | 1991-08-20 | Midwest Research Institute | Oxygen ion-beam microlithography |
US5328807A (en) * | 1990-06-11 | 1994-07-12 | Hitichi, Ltd. | Method of forming a pattern |
US5415835A (en) * | 1992-09-16 | 1995-05-16 | University Of New Mexico | Method for fine-line interferometric lithography |
US5759744A (en) * | 1995-02-24 | 1998-06-02 | University Of New Mexico | Methods and apparatus for lithography of sparse arrays of sub-micrometer features |
US6042998A (en) * | 1993-09-30 | 2000-03-28 | The University Of New Mexico | Method and apparatus for extending spatial frequencies in photolithography images |
US6233044B1 (en) * | 1997-01-21 | 2001-05-15 | Steven R. J. Brueck | Methods and apparatus for integrating optical and interferometric lithography to produce complex patterns |
US6304318B1 (en) * | 1998-06-30 | 2001-10-16 | Canon Kabushiki Kaisha | Lithography system and method of manufacturing devices using the lithography system |
US6337175B1 (en) * | 1999-05-06 | 2002-01-08 | Mitsubishi Denki Kabushiki Kaisha | Method for forming resist pattern |
US20020078427A1 (en) * | 2000-01-13 | 2002-06-20 | Palmer Shane R. | Integrated circuit layout and verification method |
US6548820B1 (en) * | 1999-03-23 | 2003-04-15 | Massachusetts Institute Of Technology | Optical synthetic aperture array |
US6553562B2 (en) * | 2001-05-04 | 2003-04-22 | Asml Masktools B.V. | Method and apparatus for generating masks utilized in conjunction with dipole illumination techniques |
US20030104319A1 (en) * | 2001-11-30 | 2003-06-05 | Taiwan Semiconductor Manufacturing Company | Contact hole printing by packing and unpacking |
US20040110092A1 (en) * | 2002-12-04 | 2004-06-10 | Taiwan Semiconductor Manufacturing Company | Novel method and systems to print contact hole patterns |
US6818389B2 (en) * | 2000-09-13 | 2004-11-16 | Massachusetts Institute Of Technology | Method of design and fabrication of integrated circuits using regular arrays and gratings |
US20050028129A1 (en) * | 2003-06-30 | 2005-02-03 | Hsu Duan-Fu Stephen | Method, program product and apparatus of simultaneous optimization for NA-Sigma exposure settings and scattering bars OPC using a device layout |
US20050074698A1 (en) * | 2003-10-07 | 2005-04-07 | Intel Corporation | Composite optical lithography method for patterning lines of significantly different widths |
US20050073671A1 (en) * | 2003-10-07 | 2005-04-07 | Intel Corporation | Composite optical lithography method for patterning lines of substantially equal width |
US20050085085A1 (en) * | 2003-10-17 | 2005-04-21 | Yan Borodovsky | Composite patterning with trenches |
US20050083497A1 (en) * | 2003-10-17 | 2005-04-21 | Yan Borodovsky | Composite printing |
US6884551B2 (en) * | 2002-03-04 | 2005-04-26 | Massachusetts Institute Of Technology | Method and system of lithography using masks having gray-tone features |
US20050088633A1 (en) * | 2003-10-24 | 2005-04-28 | Intel Corporation | Composite optical lithography method for patterning lines of unequal width |
US6946666B2 (en) * | 1997-05-23 | 2005-09-20 | Canon Kabushiki Kaisha | Position detection device, apparatus using the same, exposure apparatus, and device manufacturing method using the same |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5983111A (en) * | 1982-11-04 | 1984-05-14 | Sumitomo Electric Ind Ltd | Preparation of optical integrated circuit |
US5705321A (en) | 1993-09-30 | 1998-01-06 | The University Of New Mexico | Method for manufacture of quantum sized periodic structures in Si materials |
WO1997048021A1 (en) | 1996-06-10 | 1997-12-18 | Holographic Lithography Systems, Inc. | Process for modulating interferometric lithography patterns to record selected discrete patterns in photoresist |
JP2001507870A (en) | 1997-01-21 | 2001-06-12 | ザ ユニバーシティ オブ ニュー メキシコ | Method and apparatus for integrating optical and interference lithography to generate complex patterns |
JPH10209039A (en) | 1997-01-27 | 1998-08-07 | Nikon Corp | Method and apparatus for projection exposure |
JPH10232496A (en) * | 1997-02-20 | 1998-09-02 | Nikon Corp | Threefold exposure method |
JP3101594B2 (en) | 1997-11-06 | 2000-10-23 | キヤノン株式会社 | Exposure method and exposure apparatus |
EP0964305A1 (en) | 1998-06-08 | 1999-12-15 | Corning Incorporated | Method of making a photonic crystal |
JP3257593B2 (en) * | 1999-02-05 | 2002-02-18 | 日本電気株式会社 | Method for manufacturing semiconductor device |
JP3964606B2 (en) | 2000-07-18 | 2007-08-22 | 株式会社東芝 | Charged beam drawing apparatus, charged beam drawing method, and computer-readable recording medium |
KR100669862B1 (en) * | 2000-11-13 | 2007-01-17 | 삼성전자주식회사 | Method of forming fine patterns in semiconductor device |
JP2002323746A (en) * | 2001-04-24 | 2002-11-08 | Matsushita Electric Ind Co Ltd | Phase shift mask and hole pattern forming method using the same |
JP2003151875A (en) | 2001-11-09 | 2003-05-23 | Mitsubishi Electric Corp | Pattern forming method and method of manufacturing device |
US6664011B2 (en) | 2001-12-05 | 2003-12-16 | Taiwan Semiconductor Manufacturing Company | Hole printing by packing and unpacking using alternating phase-shifting masks |
WO2003071587A1 (en) | 2002-02-15 | 2003-08-28 | University Of Delaware | Process for making photonic crystal circuits using an electron beam and ultraviolet lithography combination |
-
2003
- 2003-10-17 US US10/688,306 patent/US7142282B2/en not_active Expired - Fee Related
-
2004
- 2004-10-07 JP JP2006535575A patent/JP2007510289A/en active Pending
- 2004-10-07 WO PCT/US2004/033434 patent/WO2005040920A2/en active Application Filing
- 2004-10-07 KR KR1020067007274A patent/KR100906788B1/en not_active IP Right Cessation
- 2004-10-07 EP EP04794707A patent/EP1673661A2/en not_active Withdrawn
- 2004-10-07 CN CNA2004800377549A patent/CN1894627A/en active Pending
- 2004-10-11 TW TW093130768A patent/TWI273354B/en not_active IP Right Cessation
-
2005
- 2005-09-20 US US11/232,366 patent/US20060017910A1/en not_active Abandoned
Patent Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4517280A (en) * | 1982-11-04 | 1985-05-14 | Sumitomo Electric Industries, Ltd. | Process for fabricating integrated optics |
US5041361A (en) * | 1988-08-08 | 1991-08-20 | Midwest Research Institute | Oxygen ion-beam microlithography |
US5328807A (en) * | 1990-06-11 | 1994-07-12 | Hitichi, Ltd. | Method of forming a pattern |
US5415835A (en) * | 1992-09-16 | 1995-05-16 | University Of New Mexico | Method for fine-line interferometric lithography |
US6042998A (en) * | 1993-09-30 | 2000-03-28 | The University Of New Mexico | Method and apparatus for extending spatial frequencies in photolithography images |
US5759744A (en) * | 1995-02-24 | 1998-06-02 | University Of New Mexico | Methods and apparatus for lithography of sparse arrays of sub-micrometer features |
US6233044B1 (en) * | 1997-01-21 | 2001-05-15 | Steven R. J. Brueck | Methods and apparatus for integrating optical and interferometric lithography to produce complex patterns |
US6946666B2 (en) * | 1997-05-23 | 2005-09-20 | Canon Kabushiki Kaisha | Position detection device, apparatus using the same, exposure apparatus, and device manufacturing method using the same |
US6304318B1 (en) * | 1998-06-30 | 2001-10-16 | Canon Kabushiki Kaisha | Lithography system and method of manufacturing devices using the lithography system |
US6548820B1 (en) * | 1999-03-23 | 2003-04-15 | Massachusetts Institute Of Technology | Optical synthetic aperture array |
US6337175B1 (en) * | 1999-05-06 | 2002-01-08 | Mitsubishi Denki Kabushiki Kaisha | Method for forming resist pattern |
US20020078427A1 (en) * | 2000-01-13 | 2002-06-20 | Palmer Shane R. | Integrated circuit layout and verification method |
US6818389B2 (en) * | 2000-09-13 | 2004-11-16 | Massachusetts Institute Of Technology | Method of design and fabrication of integrated circuits using regular arrays and gratings |
US6553562B2 (en) * | 2001-05-04 | 2003-04-22 | Asml Masktools B.V. | Method and apparatus for generating masks utilized in conjunction with dipole illumination techniques |
US20030104319A1 (en) * | 2001-11-30 | 2003-06-05 | Taiwan Semiconductor Manufacturing Company | Contact hole printing by packing and unpacking |
US6884551B2 (en) * | 2002-03-04 | 2005-04-26 | Massachusetts Institute Of Technology | Method and system of lithography using masks having gray-tone features |
US20040110092A1 (en) * | 2002-12-04 | 2004-06-10 | Taiwan Semiconductor Manufacturing Company | Novel method and systems to print contact hole patterns |
US20050028129A1 (en) * | 2003-06-30 | 2005-02-03 | Hsu Duan-Fu Stephen | Method, program product and apparatus of simultaneous optimization for NA-Sigma exposure settings and scattering bars OPC using a device layout |
US20050074698A1 (en) * | 2003-10-07 | 2005-04-07 | Intel Corporation | Composite optical lithography method for patterning lines of significantly different widths |
US20050073671A1 (en) * | 2003-10-07 | 2005-04-07 | Intel Corporation | Composite optical lithography method for patterning lines of substantially equal width |
US20050085085A1 (en) * | 2003-10-17 | 2005-04-21 | Yan Borodovsky | Composite patterning with trenches |
US20050083497A1 (en) * | 2003-10-17 | 2005-04-21 | Yan Borodovsky | Composite printing |
US7142282B2 (en) * | 2003-10-17 | 2006-11-28 | Intel Corporation | Device including contacts |
US20050088633A1 (en) * | 2003-10-24 | 2005-04-28 | Intel Corporation | Composite optical lithography method for patterning lines of unequal width |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050073671A1 (en) * | 2003-10-07 | 2005-04-07 | Intel Corporation | Composite optical lithography method for patterning lines of substantially equal width |
US20050074698A1 (en) * | 2003-10-07 | 2005-04-07 | Intel Corporation | Composite optical lithography method for patterning lines of significantly different widths |
US20050083497A1 (en) * | 2003-10-17 | 2005-04-21 | Yan Borodovsky | Composite printing |
US20050085085A1 (en) * | 2003-10-17 | 2005-04-21 | Yan Borodovsky | Composite patterning with trenches |
US7142282B2 (en) | 2003-10-17 | 2006-11-28 | Intel Corporation | Device including contacts |
US20050088633A1 (en) * | 2003-10-24 | 2005-04-28 | Intel Corporation | Composite optical lithography method for patterning lines of unequal width |
US20080063813A1 (en) * | 2005-01-08 | 2008-03-13 | Applied Materials, Inc. | High-throughput hdp-cvd processes for advanced gapfill applications |
US8414747B2 (en) | 2005-01-08 | 2013-04-09 | Applied Materials, Inc. | High-throughput HDP-CVD processes for advanced gapfill applications |
US20080094600A1 (en) * | 2006-10-20 | 2008-04-24 | Carl Zeiss Smt Ag | Illumination device and mask for microlithography projection exposure system, and related methods |
US20090046263A1 (en) * | 2007-08-14 | 2009-02-19 | Applied Materials, Inc. | Using phase difference of interference lithography for resolution enhancement |
US8582079B2 (en) | 2007-08-14 | 2013-11-12 | Applied Materials, Inc. | Using phase difference of interference lithography for resolution enhancement |
US20090117491A1 (en) * | 2007-08-31 | 2009-05-07 | Applied Materials, Inc. | Resolution enhancement techniques combining interference-assisted lithography with other photolithography techniques |
US20100002210A1 (en) * | 2007-08-31 | 2010-01-07 | Applied Materials, Inc. | Integrated interference-assisted lithography |
US8642232B2 (en) * | 2011-11-18 | 2014-02-04 | Periodic Structures, Inc. | Method of direct writing with photons beyond the diffraction limit |
US9018108B2 (en) | 2013-01-25 | 2015-04-28 | Applied Materials, Inc. | Low shrinkage dielectric films |
Also Published As
Publication number | Publication date |
---|---|
WO2005040920A3 (en) | 2005-12-29 |
CN1894627A (en) | 2007-01-10 |
KR100906788B1 (en) | 2009-07-09 |
KR20070019957A (en) | 2007-02-16 |
TWI273354B (en) | 2007-02-11 |
TW200521636A (en) | 2005-07-01 |
EP1673661A2 (en) | 2006-06-28 |
JP2007510289A (en) | 2007-04-19 |
US20050083497A1 (en) | 2005-04-21 |
US7142282B2 (en) | 2006-11-28 |
WO2005040920A2 (en) | 2005-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060017910A1 (en) | Composite printing | |
US5308741A (en) | Lithographic method using double exposure techniques, mask position shifting and light phase shifting | |
US20050085085A1 (en) | Composite patterning with trenches | |
KR20070009481A (en) | Substrate, lithographic multiple exposure method, machine readable medium | |
JP2007053403A (en) | Lithography method | |
JP2007511799A (en) | Polarization reticle photolithography system and method for forming a pattern using a polarization reticle with polarized light | |
US9952520B2 (en) | Method for semiconductor wafer alignment | |
US6541182B1 (en) | Method for forming fine exposure patterns using dual exposure | |
US8338262B2 (en) | Dual wavelength exposure method and system for semiconductor device manufacturing | |
US20090219496A1 (en) | Methods of Double Patterning, Photo Sensitive Layer Stack for Double Patterning and System for Double Patterning | |
JPH04223327A (en) | Formation method of semiconductor device using electron beam exposure device and device formation device | |
US7824843B2 (en) | Pattern forming method, electronic device manufacturing method and electronic device | |
US20020009676A1 (en) | Method of forming small contact holes using alternative phase shift masks and negative photoresist | |
US20020187435A1 (en) | Method of illuminating a layer of a material, in particular of photosensitive resin | |
US7139064B2 (en) | Optical system for providing a hexapole illumination and method of forming a photoresist pattern on a substrate using the same | |
US7799517B1 (en) | Single/double dipole mask for contact holes | |
US6517978B2 (en) | Method to produce equal sized features in microlithography | |
US20120214103A1 (en) | Method for fabricating semiconductor devices with fine patterns | |
US20090208878A1 (en) | Lithographic System, Lithographic Apparatus and Device Manufacturing Method | |
JP2002313717A (en) | Patterning process and lithographic method for semiconductor wafers and semiconductor wafer patterning apparatus | |
US20090135400A1 (en) | Method and apparatus for lithographic imaging using asymmetric illumination | |
KR20020060818A (en) | Multi reticle align apparatus for scanner | |
US20060121365A1 (en) | Mask and exposure device | |
JP2005011957A (en) | Aligner, exposure method, and method of manufacturing semiconductor device | |
KR20070019800A (en) | Reticle masking blade applied to exposure of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BORODOVSKY, YAN;REEL/FRAME:017011/0512 Effective date: 20031017 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |