US20050136647A1 - Methods of fabricating contact interfaces - Google Patents

Methods of fabricating contact interfaces Download PDF

Info

Publication number
US20050136647A1
US20050136647A1 US11048969 US4896905A US2005136647A1 US 20050136647 A1 US20050136647 A1 US 20050136647A1 US 11048969 US11048969 US 11048969 US 4896905 A US4896905 A US 4896905A US 2005136647 A1 US2005136647 A1 US 2005136647A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
layer
forming
method
material
removing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11048969
Inventor
Salman Akram
Y. Hu
Original Assignee
Salman Akram
Hu Y. J.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76853Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76855After-treatment introducing at least one additional element into the layer
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • G01R1/07307Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • G01R1/07314Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being perpendicular to test object, e.g. bed of nails or probe with bump contacts on a rigid support
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H01L21/28518Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising silicides
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/32051Deposition of metallic or metal-silicide layers
    • H01L21/32053Deposition of metallic or metal-silicide layers of metal-silicide layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76814Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76843Barrier, adhesion or liner layers formed in openings in a dielectric
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/108Dynamic random access memory structures
    • H01L27/10844Multistep manufacturing methods
    • H01L27/10847Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells
    • H01L27/1085Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells with at least one step of making the capacitor or connections thereto
    • H01L27/10852Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells with at least one step of making the capacitor or connections thereto the capacitor extending over the access transistor
    • H01L27/10855Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells with at least one step of making the capacitor or connections thereto the capacitor extending over the access transistor with at least one step of making a connection between transistor and capacitor, e.g. plug
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/108Dynamic random access memory structures
    • H01L27/10844Multistep manufacturing methods
    • H01L27/10847Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells
    • H01L27/10882Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells with at least one step of making a data line
    • H01L27/10888Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells with at least one step of making a data line with at least one step of making a bit line contact
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/942Masking
    • Y10S438/948Radiation resist
    • Y10S438/952Utilizing antireflective layer

Abstract

A contact used in testing semiconductor devices components includes a protrusion that is configured to be received by a semiconductor device component and a silicide layer, or interface, over at least a portion of the protrusion. The silicide layer may be formed with a barrier layer, such as titanium nitride, and an underlying thin dielectric layer between a silicon-containing substrate and a silicidable material or a silicide. The barrier layer prevents the formation of electrical passages, formed by the silicidable material or a silicide thereof, within imperfections or voids through the thin dielectric layer.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a continuation of application Ser. No. 10/620,003, filed Jul. 14, 2003, pending, which is a continuation of application Ser. No. 10/174,164, filed Jun. 17, 2002, now U.S. Pat. No. 6,599,832, issued Jul. 29, 2003, which is a divisional of application Ser. No. 09/795,882, filed Feb. 28, 2001, now U.S. Pat. No. 6,410,420, issued Jun. 25, 2002, which is a continuation of application Ser. No. 09/136,384, filed Aug. 19, 1998, now U.S. Pat. No. 6,235,630, issued May 22, 2001.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to contact interfaces on the surface of semiconductor substrates and methods of forming the same. More particularly, the present invention relates to forming silicide interfaces for use with thin film devices and backend integrated circuit (“IC”) testing devices.
  • 2. Background of Related Art
  • In the processing of integrated circuits, electrical contact must be made to isolated active-device regions formed within a semiconductor substrate, such as a silicon wafer. Such active-device regions may include p-type and n-type source and drain regions used in the production of NMOS, PMOS, and CMOS structures for production of DRAM chips and the like. The active-device regions are connected by conductive paths or lines which are fabricated above an insulative or dielectric material covering a surface of the semiconductor substrate. To provide electrical connection between the conductive path and the active-device regions, openings in the insulative material are generally provided to enable a conductive material to contact the desired regions, thereby forming a “contact.” The openings in the insulative material are typically referred to as “contact openings.”
  • Higher performance, lower cost, increased miniaturization of components, and greater packaging density of integrated circuits are goals of the computer industry. However, as components become smaller and smaller, tolerances for all semiconductor structures (such as circuitry traces, contacts, dielectric thickness, and the like) become more and more stringent. In fact, each new generation of semiconductor device technology has seen a reduction in contact size of, on average, about 0.7 times. Further, the reduction in size of integrated circuits also results in a reduction in the height of the integrated circuits.
  • Of course, the reduction in contact size (i.e., diameter) has resulted in a greatly reduced area of contact between the active-device regions and the conductive material. Regardless of the conductive material used to fill these small contact openings to form the contacts (such as tungsten or aluminum), the interface between the conductive material and active-device region must have a low resistance.
  • Various methods have been employed to reduce the contact resistance at the interface between the conductive material and active-device region. One such method includes the formation of a metal silicide contact interface atop the active-device region within the contact opening prior to the application of the conductive material into the contact opening. A common metal silicide material formed is cobalt silicide (CoSix, wherein x is predominately equal to 2) generated from a deposited layer of cobalt. Cobalt silicide is preferred for shallow junctions of thin film structures because it forms very smooth, fine grained silicide, and will not form tightly bonded compounds with arsenic or boron atoms used in the doping of shallow junctions.
  • FIGS. 27-31 illustrate a common method of forming a cobalt silicide layer on an active-device region of a thin film semiconductor device. FIG. 27 illustrates an intermediate structure 400 comprising a semiconductor substrate 402 with a polysilicon layer 404 thereon, wherein the polysilicon layer 404 has at least one active-device region 406 formed therein with a thin dielectric layer 408, such as tetraethyl orthosilicate—TEOS, disposed thereover. The dielectric layer 408 must be as thin as possible to reduce the height of the thin film semiconductor device. A contact opening 412 is formed, by any known technique, such as patterning and etching, in the dielectric layer 408 to expose a portion of the active-device region 406, as shown in FIG. 28. A thin layer of cobalt 414 is applied over the dielectric layer 408 and the exposed portion of the active-device region 406, as shown in FIG. 29. A high temperature anneal step is conducted in an inert atmosphere to react the thin cobalt layer 414 with the active-device region 406 in contact therewith which forms a cobalt silicide layer 416, as shown in FIG. 30. However, dielectric materials, such as TEOS—tetraethyl orthosilicate, BPSG—borophosphosilicate glass, PSG—phosphosilicate glass, and BSG—borosilicate glass, and the like, are generally porous. Thus, the thin dielectric layer 408 has imperfections or voids which form passages through the thin dielectric layer 408. Therefore, when the high-temperature anneal is conducted, cobalt silicide also forms in these passages. The cobalt silicide structures in the passages are referred to as patches 418, as also shown in FIG. 30. When the nonreacted cobalt layer 414 is removed to result in a final structure 422 with a cobalt silicide layer 416 formed therein, as shown in FIG. 31, the patches 418 also form conductive paths between the upper surface of the thin dielectric layer 408 which can cause shorting and current leakage on IC backend testing devices which leads to poor repeatability and, thus, poor reliability of the data from the testing devices.
  • Although such voids can be eliminated by forming a thicker dielectric layer 424, the thicker dielectric layer 424 leads to poor step coverage of the cobalt material 426 in bottom corners 428 of the contact opening 412, as shown in FIG. 32. The poor step coverage is caused by a build-up of cobalt material 426 on the upper edges 432 of the contact opening 412 which causes shadowing of bottom corners 428 of the contact openings 412. The result is little or no cobalt material 426 deposited at the bottom corners 428 of the contact opening 412 and consequently an inefficient silicide contact formed after annealing.
  • Step coverage can be improved by using filtering techniques, such as physical collimated deposition and low-pressure long throw techniques, which are used to increase the number of sputtered particles contacting the bottom of the contact opening. However, such filtering techniques are costly and the equipment is difficult to clean. Furthermore, filtering techniques also reduce the deposition rate of the cobalt material which reduces product throughput and, in turn, increases the cost of the semiconductor device. Moreover, using a thick dielectric layer is counter to the goal of reducing semiconductor device size. Finally, a thick dielectric layer eliminates the ability of the structure to be used as a backend IC probing device since the contacts are too small and too deep in the dielectric material. This is a result of dielectric material not being scalable. As device geometries get smaller, the thickness of the dielectric cannot be reduced without the potential of shorting and/or formation of patches. Thus, contact size must be increased to allow probe tips to fit in contacts, which is counter to the goal of reducing semiconductor device size.
  • Thus, it can be appreciated that it would be advantageous to develop a technique and a contact interface which is free from patch formations, while using inexpensive, commercially available, widely practiced semiconductor device fabrication techniques and equipment without requiring complex processing steps.
  • SUMMARY OF THE INVENTION
  • The present invention relates to methods of forming silicide interfaces for use with thin film devices and backend integrated circuit testing devices and structures so formed. The present invention is particularly useful when a porous dielectric layer is disposed between a silicon-containing substrate and a silicidable material deposited to form a silicide contact in a desired area. As previously discussed, dielectric layers may have imperfections or voids which form passages through the thin dielectric layer. Therefore, when the high-temperature anneal is conducted to form the silicide contact from the reaction of the silicidable material and the silicon-containing substrate, a silicide material may also form in these passages through the dielectric material. Such silicide material extending through these passages can cause shorting and current leakage. The present invention prevents the formation of silicide material through passages in the dielectric material by the application of a barrier layer between the dielectric material and the silicidable material.
  • In an exemplary method of forming a contact according to the present invention, a semiconductor substrate is provided with a polysilicon layer disposed thereon, wherein at least one active-device region is formed in a polysilicon layer. A thin dielectric layer is deposited or grown (such as by a thermal oxidation process) over the polysilicon layer and a layer of barrier material, preferably titanium nitride, is deposited over the thin dielectric layer.
  • A mask material is patterned on the barrier material layer and a contact opening is then etched through the barrier material layer and the thin dielectric layer, preferably by an anisotropic etch, to expose a portion of the active-device region. Any remaining mask material is removed and a thin layer of silicidable material, such as cobalt, titanium, platinum, or palladium, is deposited over the barrier material layer and into the contact opening over the exposed portion of the active-device region. A high temperature anneal is conducted to react the thin silicidable material layer with the active-device region in contact therewith, which forms a silicide contact. The barrier material prevents the formation of silicide structures within voids and imperfections in the thin dielectric layer. The nonreacted silicidable material layer and remaining barrier material layer are then removed.
  • In an exemplary method of forming a testing contact used in backend testing of semiconductor devices, a silicon-containing substrate is provided having at least one contact projection disposed thereon. A first dielectric layer is deposited or grown over the substrate and the contact projection. A layer of polysilicon is then deposited over the first dielectric layer. A second dielectric layer is optionally deposited over the polysilicon layer and a layer of barrier material is deposited over the optional second dielectric layer, or over the polysilicon, if the optional second dielectric layer is not used.
  • A mask material is patterned on the barrier material layer. The barrier material layer and the optional second dielectric layer (if used) are then etched to expose the polysilicon layer over the contact projection, then any remaining mask material is removed. A thin layer of silicidable material is deposited over the barrier material layer and onto the exposed contact projection. A high temperature anneal is conducted to react the thin silicidable material layer with the exposed portion of the polysilicon layer over the contact projection which forms a silicide layer. The nonreacted silicidable material layer and the remaining barrier material layer are then removed to form the testing contact.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • While the specification concludes with claims particularly pointing out and distinctly claiming that which is regarded as the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:
  • FIGS. 1-8 are cross-sectional views of a method of forming a contact interface in a thin semiconductor structure according to the present invention;
  • FIG. 9 is a cross-sectional view of CMOS structures within a memory array of a DRAM chip formed by a method according to the present invention;
  • FIGS. 10-17 are cross-sectional views of a method of forming a testing interface according to the present invention;
  • FIG. 18 is a cross-sectional view of a testing interface according to the present invention with a chip-under-test disposed therein;
  • FIGS. 19-26 are cross-sectional views of another method of forming a testing interface according to the present invention;
  • FIGS. 27-31 are cross-sectional views of a method of forming a contact interface in a thin semiconductor structure according to a known technique; and
  • FIG. 32 is a cross-sectional view of the deposition of a metal layer in an opening in a thick dielectric according to a known technique.
  • DETAILED DESCRIPTION OF THE INVENTION
  • FIGS. 1-8 illustrate a method of forming a contact interface of the present invention. It should be understood that the illustrations are not meant to be actual views of any particular semiconductor device, but are merely idealized representations which are employed to more clearly and fully depict the formation of contact interfaces in the present invention than would otherwise be possible. Additionally, elements common between FIGS. 1-8 retain the same numerical designation.
  • Although the examples presented are directed to the formation of cobalt silicide contact interfaces, any metal or metal alloy which is capable of forming a silicide may be employed, including, but not limited to, titanium, platinum, or palladium.
  • FIG. 1 illustrates a semiconductor substrate 100, such as a silicon-containing substrate, having a polysilicon layer 102 thereon, wherein at least one active-device region 104 is formed in a polysilicon layer 102, with a thin dielectric layer 106, such as TEOS, of a thickness of approximately 1 kA disposed over the polysilicon layer 102. A layer of barrier material 108, preferably titanium nitride deposited to a thickness of between about 100-150 Å, is deposited over the thin dielectric layer 106, such as by PVD, as shown in FIG. 2. Other potential barrier materials include tungsten nitride, tungsten silicon nitride, titanium silicon nitride, and the like.
  • A mask material 112 is patterned on the barrier material layer 108, as shown in FIG. 3. A contact opening 114 is then etched through the barrier material layer 108 and the thin dielectric layer 106, preferably by a dry etch such as reactive ion etching or the like, to expose a portion of the active-device region 104, then any remaining mask material 112 is removed, as illustrated in FIG. 4. A thin layer of cobalt 116 is deposited, preferably by PVD, over the barrier material layer 108 and into the contact opening 114 over the exposed portion of the active-device region 104, as shown in FIG. 5. A high temperature anneal step, preferably between about 400 and 800° C., most preferably between about 450 and 600° C. for between about 5 seconds and 1 hour, is conducted in an inert atmosphere, preferably nitrogen containing gas, to react the thin cobalt layer 116 with the active-device region 104 in contact therewith which forms a cobalt silicide layer 118, as shown in FIG. 6. The barrier material layer 108 prevents the formation of cobalt silicide structures within voids and imperfections in the thin dielectric layer 106. In particular, it has been found that a thin titanium nitride film acts as a good diffusion barrier for a thin TEOS dielectric layer. Further, it has been found that titanium nitride does not react with cobalt. Thus, cobalt silicide patch formations have been eliminated when titanium nitride is used as a barrier layer over a thin TEOS dielectric layer.
  • The nonreacted cobalt layer 116 is removed, preferably by a wet etch such as hydrochloric acid/peroxide or sulfuric acid/peroxide mixtures, wherein the barrier material layer 108 preferably acts as an etch stop, as shown in FIG. 7. Preferably, the nonreacted cobalt layer 116 is etched in a dilute HPM (Hydrochloric acid/Peroxide Mixture) solution (typically, 1 volume of hydrochloric acid to 1 volume of peroxide to 5 volumes of water) for about 30 seconds at about 30° C. Such an HPM solution is preferred because its selectivity is greater than 104 for cobalt against cobalt silicide and titanium nitride.
  • As shown in FIG. 8, the remaining barrier material layer 108 is then removed, preferably by etching in an APM solution (Ammonia/Peroxide Mixture) solution (typically, 1 volume of ammonia to 1 volume of peroxide to 5 volumes of water) for between about 1 and 2 minutes at about 65° C. Such an APM solution is preferred because of its selectivity for titanium nitride against cobalt silicide and TEOS.
  • It is contemplated that the process of the present invention may be utilized for production of DRAM chips, wherein the contact interfaces are used in the MOS structures within a memory array of a DRAM chip. Such a MOS structure 200 is illustrated in FIG. 9 as a portion of a memory array in a DRAM chip. The MOS structure 200 comprises a semiconductor substrate 202, such as a lightly doped P-type crystal silicon substrate, which has been oxidized to form thick field oxide areas 204 and exposed to implantation processes to form drain regions 206 and source regions 208. Transistor gate members 212, including a wordline 214 bounded by insulative material 216, are formed on the surface of the semiconductor substrate 202 and thick field oxide areas 204. A barrier layer 218 is disposed over the semiconductor substrate 202, the thick field oxide areas 204, and the transistor gate members 212. The barrier layer 218 has bitline contacts 222 contacting the source regions 208 for electrical communication with a bitline 224 and, further, has capacitor contacts 226 contacting the drain regions 206 for electrical communication with memory cell capacitors 228. Each of the bitline contacts 222 and capacitor contacts 226 may have silicide layer interfaces 232, formed as described above, for reducing resistance between the bitline contacts 222 and the source regions 208, and between the capacitor contacts 226 and the drain regions 206. The memory cell capacitors 228 are completed by depositing a dielectric material layer 234, then depositing a cell poly layer 236 over the dielectric material layer 234.
  • FIGS. 10-17 illustrate a method of forming a testing contact used in backend testing of semiconductor devices. It should be understood that the illustrations are not meant to be actual views of any particular semiconductor device, but are merely idealized representations which are employed to more clearly and fully depict the formation of contact interfaces in the present invention than would otherwise be possible. Additionally, elements common between FIGS. 10-17 retain the same numerical designation.
  • FIG. 10 illustrates a substrate 302 having at least one contact projection 304 disposed thereon, preferably with a height of approximately 100 μm, wherein the substrate 302 and the contact projection 304 have a first dielectric layer 306, preferably silicon dioxide, disposed thereover. The first dielectric layer 306 may be deposited by any known technique or, if silicon dioxide, may be grown on the surface of the substrate 302 by a thermal oxidation process. A layer of polysilicon 308 is deposited by any known technique over the first dielectric layer 306. As shown in FIG. 11, a second dielectric layer 312, such as TEOS or silicon dioxide, is deposited over the polysilicon layer 308 and a layer of barrier material 314, preferably titanium nitride, is deposited over the second dielectric layer 312, such as by PVD.
  • A mask material 316 is patterned on the barrier material layer 314, as shown in FIG. 12. The barrier material layer 314 and the second dielectric layer 312 are then etched, preferably by a dry etch such as reactive ion etching or plasma etching, to expose the polysilicon layer 308 over the contact projection 304, then any remaining mask material 316 is removed, as illustrated in FIG. 13. A thin layer of cobalt 318 is deposited, preferably by PVD, over the barrier material layer 314 and onto the exposed contact projection 304, as shown in FIG. 14. A high temperature anneal step, preferably between about 400 and 800° C., most preferably between about 450 and 600° C. for between about 5 seconds and 1 hour, is conducted in an inert atmosphere, preferably nitrogen containing gas, to react the thin cobalt layer 318 with the exposed portion of the polysilicon layer 308 over the contact projection 304 which forms a cobalt silicide layer 322, as shown in FIG. 15.
  • The nonreacted cobalt layer 318 is removed, preferably by a wet etch, such as hydrochloric acid/peroxide or sulfuric acid/peroxide mixtures, wherein the barrier material layer 314 preferably acts as an etch stop, as shown in FIG. 16. Preferably, the nonreacted cobalt layer 318 is etched in a dilute HPM (Hydrochloric acid/Peroxide Mixture) solution (typically, 1 volume of hydrochloric acid to 1 volume of peroxide to 5 volumes of water) for about 30 seconds at about 30° C.
  • As shown in FIG. 17, the remaining barrier material layer 314 is then removed, preferably etching in an APM (Ammonia/Peroxide Mixture) solution (typically, 1 volume of ammonia to 1 volume of peroxide to 5 volumes of water) for between about 1 and 2 minutes at about 65° C., and the remaining second dielectric layer 312 and polysilicon layer 308 are also removed, by any known technique. The cobalt silicide layer 322 is not disturbed by the removal of the remaining barrier material layer 314 or the removal of the second dielectric layer 312 and polysilicon layer 308, as dry etches containing chlorine or fluorine will not etch cobalt silicide (i.e., CoFx and CoClx are nonvolatile).
  • Structures such as illustrated in FIG. 17 are generally used for testing of flip-chips, wherein, as illustrated in FIG. 18, solder bumps 332 of a flip-chip 330 electrically contact the cobalt silicide layer 322. The cobalt silicide layer 322 conducts electrical signals to and/or receives electrical signals from the flip-chip 330 through the solder bumps 332.
  • FIGS. 19-26 illustrate another method of forming a testing contact used in backend testing of semiconductor devices. Elements common between FIGS. 10-17 and FIGS. 19-26 retain the same numerical designation.
  • FIG. 19 illustrates a substrate 302 having at least one contact projection 304 disposed thereon, wherein the substrate 302 and the contact projection 304 have a first dielectric layer 306, preferably silicon dioxide, disposed thereover. A layer of polysilicon 308 is deposited by any known technique over the first dielectric layer 306. As shown in FIG. 20, a layer of barrier material 314, preferably titanium nitride, is deposited over the polysilicon layer 308.
  • A mask material 316 is patterned on the barrier material layer 314, as shown in FIG. 21. The barrier material layer 314 is then etched to expose the polysilicon layer 308 over the contact projection 304, then any remaining mask material 316 is removed, as illustrated in FIG. 22. A thin layer of cobalt 318 is deposited over the barrier material layer 314 and onto the exposed contact projection 304, as shown in FIG. 23. A high temperature anneal step, preferably between about 400 and 800° C., most preferably between about 450 and 600° C. for between about 5 seconds and 1 hour, is conducted in an inert atmosphere, preferably nitrogen containing gas, to react the thin cobalt layer 318 with the exposed portion of the polysilicon layer 308 over the contact projection 304 which forms a cobalt silicide layer 322, as shown in FIG. 24.
  • The nonreacted cobalt layer 318 is removed, preferably by a wet etch, such as hydrochloric acid/peroxide or sulfuric acid/peroxide mixtures, wherein the barrier material layer 314 preferably acts as an etch stop, as shown in FIG. 25. As shown in FIG. 26, the remaining barrier material layer 314 and the remaining polysilicon 308 are removed.
  • Having thus described in detail preferred embodiments of the present invention, it is to be understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description as many apparent variations thereof are possible without departing from the spirit or scope thereof.

Claims (28)

  1. 1. A method for forming a contact interface, comprising:
    forming at least one protruding contact structure on a substrate, the at least one protruding contact structure being configured to be received by a recess of a contact pad of a semiconductor device component; and
    forming a silicide contact over at least a portion of the at least one protruding contact structure.
  2. 2. The method of claim 1, wherein forming the silicide contact comprises forming the silicide contact so as to be electrically isolated from the substrate.
  3. 3. The method of claim 2, further comprising:
    forming a layer comprising dielectric material over at least a portion of the at least one protruding contact structure prior to forming the silicide contact.
  4. 4. The method of claim 3, wherein forming the layer comprising dielectric material comprises forming silicon dioxide.
  5. 5. The method of claim 3, wherein forming the layer comprising dielectric material comprises depositing TEOS.
  6. 6. The method of claim 3, wherein forming the at least one protruding contact structure comprises forming the at least one protruding contact structure from a semiconductor substrate.
  7. 7. The method of claim 3, wherein forming the silicide contact comprises:
    forming a layer comprising silicon over the layer comprising dielectric material;
    forming a layer comprising electrically conductive silicidable material over the layer comprising silicon; and
    annealing the silicon and the electrically conductive silicidable material.
  8. 8. The method of claim 7, wherein forming the layer comprising electrically conductive silicidable material comprises forming a layer comprising cobalt.
  9. 9. The method of claim 7, wherein annealing is effected by heating at least the silicon to a temperature of about 400° C. to about 800° C.
  10. 10. The method of claim 7, wherein annealing is effected by heating at least the silicon to a temperature of about 450° C. to about 600° C.
  11. 11. The method of claim 7, further comprising:
    removing an unreacted portion of the electrically conductive silicidable material.
  12. 12. The method of claim 11, wherein removing the unreacted portion is effected without substantially removing reacted electrically conductive silicidable material.
  13. 13. The method of claim 11, wherein removing the unreacted portion is effected with a hydrochloric/peroxide mixture solution.
  14. 14. The method of claim 7, wherein forming the silicide contact further comprises:
    forming another layer comprising dielectric material over the layer comprising silicon, prior to forming the layer comprising electrically conductive silicidable material.
  15. 15. The method of claim 14, wherein forming the another layer comprising dielectric material comprises depositing silicon dioxide.
  16. 16. The method of claim 14, wherein forming the silicide contact further comprises:
    exposing a portion of the layer comprising silicon through the another layer comprising dielectric material.
  17. 17. The method of claim 14, wherein forming the silicide contact further comprises:
    forming a layer comprising barrier material over the another layer comprising dielectric material, prior to forming the layer comprising electrically conductive silicidable material.
  18. 18. The method of claim 17, wherein forming the layer comprising barrier material comprises forming a layer comprising at least one of titanium nitride, tungsten nitride, tungsten silicon nitride, and titanium silicon nitride.
  19. 19. The method of claim 17, wherein forming the silicide contact further comprises:
    exposing a portion of the layer comprising silicon through the layer comprising barrier material and the another layer comprising dielectric material.
  20. 20. The method of claim 19, wherein annealing is effected through the barrier layer and the another layer comprising dielectric material.
  21. 21. The method of claim 20, further comprising:
    removing an unreacted portion of the electrically conductive silicidable material.
  22. 22. The method of claim 21, wherein removing the unreacted portion is effected without substantially removing the barrier material.
  23. 23. The method of claim 17, wherein forming the layer comprising barrier material comprises preventing the electrically conductive silicidable material from reacting with the silicon through at least one of a void and an imperfection in the another layer comprising dielectric material.
  24. 24. The method of claim 17, further comprising:
    removing the layer comprising barrier material after forming the silicide contact.
  25. 25. The method of claim 24, wherein removing the layer comprising barrier material is effected without substantially removing the silicide contact.
  26. 26. The method of claim 24, wherein removing the layer comprising barrier material is effected without substantially removing the layer comprising dielectric material.
  27. 27. The method of claim 24, wherein removing the layer comprising barrier material comprises substantially completely removing the barrier material.
  28. 28. The method of claim 24, wherein removing is effected with an ammonia/perioxide mixture solution.
US11048969 1998-08-19 2005-02-02 Methods of fabricating contact interfaces Abandoned US20050136647A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US09136384 US6235630B1 (en) 1998-08-19 1998-08-19 Silicide pattern structures and methods of fabricating the same
US09795882 US6410420B2 (en) 1998-08-19 2001-02-28 Method of fabricating silicide pattern structures
US10174164 US6599832B2 (en) 1998-08-19 2002-06-17 Silicide pattern structures and methods of fabricating the same
US10620003 US6881663B2 (en) 1998-08-19 2003-07-14 Methods of fabricating silicide pattern structures
US11048969 US20050136647A1 (en) 1998-08-19 2005-02-02 Methods of fabricating contact interfaces

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11048969 US20050136647A1 (en) 1998-08-19 2005-02-02 Methods of fabricating contact interfaces

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10620003 Continuation US6881663B2 (en) 1998-08-19 2003-07-14 Methods of fabricating silicide pattern structures

Publications (1)

Publication Number Publication Date
US20050136647A1 true true US20050136647A1 (en) 2005-06-23

Family

ID=22472622

Family Applications (7)

Application Number Title Priority Date Filing Date
US09136384 Expired - Lifetime US6235630B1 (en) 1998-08-19 1998-08-19 Silicide pattern structures and methods of fabricating the same
US09795882 Expired - Fee Related US6410420B2 (en) 1998-08-19 2001-02-28 Method of fabricating silicide pattern structures
US10173936 Abandoned US20020153612A1 (en) 1998-08-19 2002-06-17 Silicide pattern structures and methods of fabricating the same
US10174164 Expired - Lifetime US6599832B2 (en) 1998-08-19 2002-06-17 Silicide pattern structures and methods of fabricating the same
US10174165 Expired - Fee Related US6716745B2 (en) 1998-08-19 2002-06-17 Silicide pattern structures and methods of fabricating the same
US10620003 Expired - Fee Related US6881663B2 (en) 1998-08-19 2003-07-14 Methods of fabricating silicide pattern structures
US11048969 Abandoned US20050136647A1 (en) 1998-08-19 2005-02-02 Methods of fabricating contact interfaces

Family Applications Before (6)

Application Number Title Priority Date Filing Date
US09136384 Expired - Lifetime US6235630B1 (en) 1998-08-19 1998-08-19 Silicide pattern structures and methods of fabricating the same
US09795882 Expired - Fee Related US6410420B2 (en) 1998-08-19 2001-02-28 Method of fabricating silicide pattern structures
US10173936 Abandoned US20020153612A1 (en) 1998-08-19 2002-06-17 Silicide pattern structures and methods of fabricating the same
US10174164 Expired - Lifetime US6599832B2 (en) 1998-08-19 2002-06-17 Silicide pattern structures and methods of fabricating the same
US10174165 Expired - Fee Related US6716745B2 (en) 1998-08-19 2002-06-17 Silicide pattern structures and methods of fabricating the same
US10620003 Expired - Fee Related US6881663B2 (en) 1998-08-19 2003-07-14 Methods of fabricating silicide pattern structures

Country Status (1)

Country Link
US (7) US6235630B1 (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6235630B1 (en) * 1998-08-19 2001-05-22 Micron Technology, Inc. Silicide pattern structures and methods of fabricating the same
US6335237B1 (en) * 2000-03-03 2002-01-01 Micron Technology, Inc. Methods of forming capacitor and bitline structures
US6475911B1 (en) * 2000-08-16 2002-11-05 Micron Technology, Inc. Method of forming noble metal pattern
US6531395B1 (en) * 2000-10-02 2003-03-11 United Microelectronics Corp. Method for fabricating bitlines
JP4653949B2 (en) * 2003-12-10 2011-03-16 ルネサスエレクトロニクス株式会社 Method of manufacturing a semiconductor device
US7399702B2 (en) * 2005-02-01 2008-07-15 Infineon Technologies Ag Methods of forming silicide
WO2006110279A1 (en) * 2005-04-08 2006-10-19 Sachem, Inc. Selective wet etching of metal nitrides
US7923362B2 (en) * 2005-06-08 2011-04-12 Telefunken Semiconductors Gmbh & Co. Kg Method for manufacturing a metal-semiconductor contact in semiconductor components
US7449410B2 (en) * 2005-08-02 2008-11-11 Micron Technology, Inc. Methods of forming CoSi2, methods of forming field effect transistors, and methods of forming conductive contacts
US8129764B2 (en) * 2008-06-11 2012-03-06 Aptina Imaging Corporation Imager devices having differing gate stack sidewall spacers, method for forming such imager devices, and systems including such imager devices
US8569171B2 (en) * 2011-07-01 2013-10-29 Globalfoundries Inc. Mask-based silicidation for FEOL defectivity reduction and yield boost
US9177826B2 (en) * 2012-02-02 2015-11-03 Globalfoundries Inc. Methods of forming metal nitride materials
US9515148B2 (en) 2013-11-11 2016-12-06 International Business Machines Corporation Bridging local semiconductor interconnects

Citations (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4178605A (en) * 1978-01-30 1979-12-11 Rca Corp. Complementary MOS inverter structure
US4305200A (en) * 1979-11-06 1981-12-15 Hewlett-Packard Company Method of forming self-registering source, drain, and gate contacts for FET transistor structures
US4348628A (en) * 1980-06-20 1982-09-07 Loucks Carl C Electric motor alternating power supply for vehicles
US4374700A (en) * 1981-05-29 1983-02-22 Texas Instruments Incorporated Method of manufacturing silicide contacts for CMOS devices
US4378628A (en) * 1981-08-27 1983-04-05 Bell Telephone Laboratories, Incorporated Cobalt silicide metallization for semiconductor integrated circuits
US4470189A (en) * 1983-05-23 1984-09-11 International Business Machines Corporation Process for making polycide structures
US4502210A (en) * 1982-06-28 1985-03-05 Tokyo Shibaura Denki Kabushiki Kaisha Method for manufacturing semiconductor device
US4502209A (en) * 1983-08-31 1985-03-05 At&T Bell Laboratories Forming low-resistance contact to silicon
US4545116A (en) * 1983-05-06 1985-10-08 Texas Instruments Incorporated Method of forming a titanium disilicide
US4570328A (en) * 1983-03-07 1986-02-18 Motorola, Inc. Method of producing titanium nitride MOS device gate electrode
US4593454A (en) * 1983-11-22 1986-06-10 Societe pour d'Etude et la Fabrication de Circuits Integres Speciaux EFCS Process for manufacturing an integrated circuit with tantalum silicide connections utilizing self-aligned oxidation
US4631806A (en) * 1985-05-22 1986-12-30 Gte Laboratories Incorporated Method of producing integrated circuit structures
US4713358A (en) * 1986-05-02 1987-12-15 Gte Laboratories Incorporated Method of fabricating recessed gate static induction transistors
US4716128A (en) * 1986-12-10 1987-12-29 General Motors Corporation Method of fabricating silicon-on-insulator like devices
US4804636A (en) * 1985-05-01 1989-02-14 Texas Instruments Incorporated Process for making integrated circuits having titanium nitride triple interconnect
US4902379A (en) * 1988-02-08 1990-02-20 Eastman Kodak Company UHV compatible lift-off method for patterning nobel metal silicide
US5064683A (en) * 1990-10-29 1991-11-12 Motorola, Inc. Method for polish planarizing a semiconductor substrate by using a boron nitride polish stop
US5066615A (en) * 1989-10-23 1991-11-19 At&T Bell Laboratories Photolithographic processes using thin coatings of refractory metal silicon nitrides as antireflection layers
US5162259A (en) * 1991-02-04 1992-11-10 Motorola, Inc. Method for forming a buried contact in a semiconductor device
US5196726A (en) * 1990-01-23 1993-03-23 Sumitomo Electric Industries, Ltd. Substrate for packaging a semiconductor device having particular terminal and bump structure
US5268590A (en) * 1989-12-27 1993-12-07 Motorola, Inc. CMOS device and process
US5323035A (en) * 1992-10-13 1994-06-21 Glenn Leedy Interconnection structure for integrated circuits and method for making same
US5326428A (en) * 1993-09-03 1994-07-05 Micron Semiconductor, Inc. Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability
US5369055A (en) * 1992-06-05 1994-11-29 Hyundai Electronics Industries Co., Ltd. Method for fabricating titanium silicide contacts
US5371041A (en) * 1988-02-11 1994-12-06 Sgs-Thomson Microelectronics, Inc. Method for forming a contact/VIA
US5384285A (en) * 1993-07-26 1995-01-24 Motorola, Inc. Process for fabricating a silicide layer in a semiconductor device
US5385634A (en) * 1990-04-05 1995-01-31 Ramtron International Corporation Sealed self aligned contact process
US5408190A (en) * 1991-06-04 1995-04-18 Micron Technology, Inc. Testing apparatus having substrate interconnect for discrete die burn-in for nonpackaged die
US5420520A (en) * 1993-06-11 1995-05-30 International Business Machines Corporation Method and apparatus for testing of integrated circuit chips
US5419807A (en) * 1993-09-03 1995-05-30 Micron Technology, Inc. Method of providing electrical interconnect between two layers within a silicon substrate, semiconductor apparatus, and method of forming apparatus for testing semiconductor circuitry for operability
US5444018A (en) * 1991-05-31 1995-08-22 Texas Instruments Incorporated Metallization process for a semiconductor device
US5483741A (en) * 1993-09-03 1996-01-16 Micron Technology, Inc. Method for fabricating a self limiting silicon based interconnect for testing bare semiconductor dice
US5510292A (en) * 1994-03-04 1996-04-23 Fujitsu Limited Manufacturing method for a semiconductor device having local interconnections
US5525543A (en) * 1991-09-04 1996-06-11 Oki Electric Industry, Co., Ltd. Method of making a semiconductor device using a titanium-rich silicide film
US5536684A (en) * 1994-06-30 1996-07-16 Intel Corporation Process for formation of epitaxial cobalt silicide and shallow junction of silicon
US5567651A (en) * 1992-03-02 1996-10-22 Digital Equipment Corporation Self-aligned cobalt silicide on MOS integrated circuits
US5592736A (en) * 1993-09-03 1997-01-14 Micron Technology, Inc. Fabricating an interconnect for testing unpackaged semiconductor dice having raised bond pads
US5612250A (en) * 1993-12-01 1997-03-18 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device using a catalyst
US5661344A (en) * 1994-08-05 1997-08-26 Texas Instruments Incorporated Porous dielectric material with a passivation layer for electronics applications
US5665641A (en) * 1994-10-28 1997-09-09 Advanced Micro Devices, Inc. Method to prevent formation of defects during multilayer interconnect processing
US5686317A (en) * 1991-06-04 1997-11-11 Micron Technology, Inc. Method for forming an interconnect having a penetration limited contact structure for establishing a temporary electrical connection with a semiconductor die
US5691212A (en) * 1996-09-27 1997-11-25 Taiwan Semiconductor Manufacturing Company, Ltd. MOS device structure and integration method
US5691225A (en) * 1995-10-31 1997-11-25 Nec Corporation Method for fabricating semiconductor device having CMOS structure
US5696017A (en) * 1993-12-28 1997-12-09 Nec Corporation Method of fabricating a semiconductor device with a capacitor structure having increased capacitance
US5718800A (en) * 1995-11-08 1998-02-17 Micron Technology, Inc. Self-aligned N+/P+ doped polysilicon plugged contacts to N+/P+ doped polysilicon gates and to N+/P+ doped source/drain regions
US5780349A (en) * 1997-02-20 1998-07-14 National Semiconductor Corporation Self-aligned MOSFET gate/source/drain salicide formation
US5847463A (en) * 1997-08-22 1998-12-08 Micron Technology, Inc. Local interconnect comprising titanium nitride barrier layer
US5874356A (en) * 1997-02-28 1999-02-23 Taiwan Semiconductor Manufacturing Co. Ltd. Method for forming zig-zag bordered openings in semiconductor structures
US5913139A (en) * 1996-12-26 1999-06-15 Fujitsu Limited Method of manufacturing a semiconductor device with local interconnect of metal silicide
US5942446A (en) * 1997-09-12 1999-08-24 Taiwan Semiconductor Manufacturing Company, Ltd. Fluorocarbon polymer layer deposition predominant pre-etch plasma etch method for forming patterned silicon containing dielectric layer
US6005290A (en) * 1992-03-06 1999-12-21 Micron Technology, Inc. Multi chip module having self limiting contact members
US6048794A (en) * 1997-10-20 2000-04-11 Industrial Technology Research Institute Selective W CVD plug process with a RTA self-aligned W-silicide barrier layer
US6107190A (en) * 1997-01-30 2000-08-22 Nec Corporation Method of fabricating semiconductor device
US6107096A (en) * 1995-03-30 2000-08-22 Nec Corporation Method of fabricating a salicide-structured MOS semiconductor device having a cobalt disilicied film
US6169025B1 (en) * 1997-03-04 2001-01-02 United Microelectronics Corp. Method of fabricating self-align-contact
US6197646B1 (en) * 1993-02-12 2001-03-06 Fujitsu Limited Manufacture of semiconductor device with salicide electrode
US6599832B2 (en) * 1998-08-19 2003-07-29 Micron Technology, Inc. Silicide pattern structures and methods of fabricating the same

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04307934A (en) * 1991-04-05 1992-10-30 Sony Corp Forming method of tungsten plug

Patent Citations (59)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4178605A (en) * 1978-01-30 1979-12-11 Rca Corp. Complementary MOS inverter structure
US4305200A (en) * 1979-11-06 1981-12-15 Hewlett-Packard Company Method of forming self-registering source, drain, and gate contacts for FET transistor structures
US4348628A (en) * 1980-06-20 1982-09-07 Loucks Carl C Electric motor alternating power supply for vehicles
US4374700A (en) * 1981-05-29 1983-02-22 Texas Instruments Incorporated Method of manufacturing silicide contacts for CMOS devices
US4378628A (en) * 1981-08-27 1983-04-05 Bell Telephone Laboratories, Incorporated Cobalt silicide metallization for semiconductor integrated circuits
US4502210A (en) * 1982-06-28 1985-03-05 Tokyo Shibaura Denki Kabushiki Kaisha Method for manufacturing semiconductor device
US4570328A (en) * 1983-03-07 1986-02-18 Motorola, Inc. Method of producing titanium nitride MOS device gate electrode
US4545116A (en) * 1983-05-06 1985-10-08 Texas Instruments Incorporated Method of forming a titanium disilicide
US4470189A (en) * 1983-05-23 1984-09-11 International Business Machines Corporation Process for making polycide structures
US4502209A (en) * 1983-08-31 1985-03-05 At&T Bell Laboratories Forming low-resistance contact to silicon
US4593454A (en) * 1983-11-22 1986-06-10 Societe pour d'Etude et la Fabrication de Circuits Integres Speciaux EFCS Process for manufacturing an integrated circuit with tantalum silicide connections utilizing self-aligned oxidation
US4804636A (en) * 1985-05-01 1989-02-14 Texas Instruments Incorporated Process for making integrated circuits having titanium nitride triple interconnect
US4631806A (en) * 1985-05-22 1986-12-30 Gte Laboratories Incorporated Method of producing integrated circuit structures
US4713358A (en) * 1986-05-02 1987-12-15 Gte Laboratories Incorporated Method of fabricating recessed gate static induction transistors
US4716128A (en) * 1986-12-10 1987-12-29 General Motors Corporation Method of fabricating silicon-on-insulator like devices
US4902379A (en) * 1988-02-08 1990-02-20 Eastman Kodak Company UHV compatible lift-off method for patterning nobel metal silicide
US5371041A (en) * 1988-02-11 1994-12-06 Sgs-Thomson Microelectronics, Inc. Method for forming a contact/VIA
US5066615A (en) * 1989-10-23 1991-11-19 At&T Bell Laboratories Photolithographic processes using thin coatings of refractory metal silicon nitrides as antireflection layers
US5268590A (en) * 1989-12-27 1993-12-07 Motorola, Inc. CMOS device and process
US5196726A (en) * 1990-01-23 1993-03-23 Sumitomo Electric Industries, Ltd. Substrate for packaging a semiconductor device having particular terminal and bump structure
US5385634A (en) * 1990-04-05 1995-01-31 Ramtron International Corporation Sealed self aligned contact process
US5064683A (en) * 1990-10-29 1991-11-12 Motorola, Inc. Method for polish planarizing a semiconductor substrate by using a boron nitride polish stop
US5162259A (en) * 1991-02-04 1992-11-10 Motorola, Inc. Method for forming a buried contact in a semiconductor device
US5444018A (en) * 1991-05-31 1995-08-22 Texas Instruments Incorporated Metallization process for a semiconductor device
US5408190A (en) * 1991-06-04 1995-04-18 Micron Technology, Inc. Testing apparatus having substrate interconnect for discrete die burn-in for nonpackaged die
US5686317A (en) * 1991-06-04 1997-11-11 Micron Technology, Inc. Method for forming an interconnect having a penetration limited contact structure for establishing a temporary electrical connection with a semiconductor die
US5525543A (en) * 1991-09-04 1996-06-11 Oki Electric Industry, Co., Ltd. Method of making a semiconductor device using a titanium-rich silicide film
US5567651A (en) * 1992-03-02 1996-10-22 Digital Equipment Corporation Self-aligned cobalt silicide on MOS integrated circuits
US6005290A (en) * 1992-03-06 1999-12-21 Micron Technology, Inc. Multi chip module having self limiting contact members
US5369055A (en) * 1992-06-05 1994-11-29 Hyundai Electronics Industries Co., Ltd. Method for fabricating titanium silicide contacts
US5323035A (en) * 1992-10-13 1994-06-21 Glenn Leedy Interconnection structure for integrated circuits and method for making same
US6197646B1 (en) * 1993-02-12 2001-03-06 Fujitsu Limited Manufacture of semiconductor device with salicide electrode
US5420520A (en) * 1993-06-11 1995-05-30 International Business Machines Corporation Method and apparatus for testing of integrated circuit chips
US5384285A (en) * 1993-07-26 1995-01-24 Motorola, Inc. Process for fabricating a silicide layer in a semiconductor device
US5483741A (en) * 1993-09-03 1996-01-16 Micron Technology, Inc. Method for fabricating a self limiting silicon based interconnect for testing bare semiconductor dice
US5326428A (en) * 1993-09-03 1994-07-05 Micron Semiconductor, Inc. Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability
US5592736A (en) * 1993-09-03 1997-01-14 Micron Technology, Inc. Fabricating an interconnect for testing unpackaged semiconductor dice having raised bond pads
US5419807A (en) * 1993-09-03 1995-05-30 Micron Technology, Inc. Method of providing electrical interconnect between two layers within a silicon substrate, semiconductor apparatus, and method of forming apparatus for testing semiconductor circuitry for operability
US5612250A (en) * 1993-12-01 1997-03-18 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device using a catalyst
US5696017A (en) * 1993-12-28 1997-12-09 Nec Corporation Method of fabricating a semiconductor device with a capacitor structure having increased capacitance
US5510292A (en) * 1994-03-04 1996-04-23 Fujitsu Limited Manufacturing method for a semiconductor device having local interconnections
US5536684A (en) * 1994-06-30 1996-07-16 Intel Corporation Process for formation of epitaxial cobalt silicide and shallow junction of silicon
US5661344A (en) * 1994-08-05 1997-08-26 Texas Instruments Incorporated Porous dielectric material with a passivation layer for electronics applications
US5665641A (en) * 1994-10-28 1997-09-09 Advanced Micro Devices, Inc. Method to prevent formation of defects during multilayer interconnect processing
US6107096A (en) * 1995-03-30 2000-08-22 Nec Corporation Method of fabricating a salicide-structured MOS semiconductor device having a cobalt disilicied film
US5691225A (en) * 1995-10-31 1997-11-25 Nec Corporation Method for fabricating semiconductor device having CMOS structure
US5718800A (en) * 1995-11-08 1998-02-17 Micron Technology, Inc. Self-aligned N+/P+ doped polysilicon plugged contacts to N+/P+ doped polysilicon gates and to N+/P+ doped source/drain regions
US5691212A (en) * 1996-09-27 1997-11-25 Taiwan Semiconductor Manufacturing Company, Ltd. MOS device structure and integration method
US5913139A (en) * 1996-12-26 1999-06-15 Fujitsu Limited Method of manufacturing a semiconductor device with local interconnect of metal silicide
US6107190A (en) * 1997-01-30 2000-08-22 Nec Corporation Method of fabricating semiconductor device
US5780349A (en) * 1997-02-20 1998-07-14 National Semiconductor Corporation Self-aligned MOSFET gate/source/drain salicide formation
US5874356A (en) * 1997-02-28 1999-02-23 Taiwan Semiconductor Manufacturing Co. Ltd. Method for forming zig-zag bordered openings in semiconductor structures
US6169025B1 (en) * 1997-03-04 2001-01-02 United Microelectronics Corp. Method of fabricating self-align-contact
US5847463A (en) * 1997-08-22 1998-12-08 Micron Technology, Inc. Local interconnect comprising titanium nitride barrier layer
US5981380A (en) * 1997-08-22 1999-11-09 Micron Technology, Inc. Method of forming a local interconnect including selectively etched conductive layers and recess formation
US5942446A (en) * 1997-09-12 1999-08-24 Taiwan Semiconductor Manufacturing Company, Ltd. Fluorocarbon polymer layer deposition predominant pre-etch plasma etch method for forming patterned silicon containing dielectric layer
US6048794A (en) * 1997-10-20 2000-04-11 Industrial Technology Research Institute Selective W CVD plug process with a RTA self-aligned W-silicide barrier layer
US6881663B2 (en) * 1998-08-19 2005-04-19 Micron Technology, Inc. Methods of fabricating silicide pattern structures
US6599832B2 (en) * 1998-08-19 2003-07-29 Micron Technology, Inc. Silicide pattern structures and methods of fabricating the same

Also Published As

Publication number Publication date Type
US6716745B2 (en) 2004-04-06 grant
US6235630B1 (en) 2001-05-22 grant
US6599832B2 (en) 2003-07-29 grant
US20040038511A1 (en) 2004-02-26 application
US20020155697A1 (en) 2002-10-24 application
US6881663B2 (en) 2005-04-19 grant
US20020153612A1 (en) 2002-10-24 application
US20010010971A1 (en) 2001-08-02 application
US20020155696A1 (en) 2002-10-24 application
US6410420B2 (en) 2002-06-25 grant

Similar Documents

Publication Publication Date Title
US5452178A (en) Structure and method of making a capacitor for an intergrated circuit
US6455370B1 (en) Method of patterning noble metals for semiconductor devices by electropolishing
US7291556B2 (en) Method for forming small features in microelectronic devices using sacrificial layers
US6175146B1 (en) Semiconductor processing methods of forming integrated circuitry memory devices, methods of forming capacitor containers, methods of making electrical connection to circuit nodes and related integrated circuitry
US5950102A (en) Method for fabricating air-insulated multilevel metal interconnections for integrated circuits
US5946567A (en) Method for making metal capacitors for deep submicrometer processes for semiconductor integrated circuits
US4543707A (en) Method of forming through holes by differential etching of stacked silicon oxynitride layers
US5847463A (en) Local interconnect comprising titanium nitride barrier layer
US5173450A (en) Titanium silicide local interconnect process
US5547893A (en) method for fabricating an embedded vertical bipolar transistor and a memory cell
US5883006A (en) Method for making a semiconductor device using a flowable oxide film
US6177319B1 (en) Method of manufacturing salicide layer
US4874719A (en) Method for manufacturing an electrical connection between conductor levels
US6344410B1 (en) Manufacturing method for semiconductor metalization barrier
US5057447A (en) Silicide/metal floating gate process
US6943078B1 (en) Method and structure for reducing leakage current in capacitors
US5204286A (en) Method of making self-aligned contacts and vertical interconnects to integrated circuits
US6461914B1 (en) Process for making a MIM capacitor
US5480837A (en) Process of making an integrated circuit having a planar conductive layer
US6215144B1 (en) Semiconductor integrated circuit device, and method of manufacturing the same
US5330930A (en) Formation of vertical polysilicon resistor having a nitride sidewall for small static RAM cell
US6096595A (en) Integration of a salicide process for MOS logic devices, and a self-aligned contact process for MOS memory devices
US5677557A (en) Method for forming buried plug contacts on semiconductor integrated circuits
US5928959A (en) Dishing resistance
US6080664A (en) Method for fabricating a high aspect ratio stacked contact hole