US20050127431A1 - Quantum structure and forming method of the same - Google Patents

Quantum structure and forming method of the same Download PDF

Info

Publication number
US20050127431A1
US20050127431A1 US11/033,862 US3386205A US2005127431A1 US 20050127431 A1 US20050127431 A1 US 20050127431A1 US 3386205 A US3386205 A US 3386205A US 2005127431 A1 US2005127431 A1 US 2005127431A1
Authority
US
United States
Prior art keywords
dielectric layer
nvram
quantum
present
quantum structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/033,862
Inventor
Ting-Chang Chang
Po-Tsun Liu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to US11/033,862 priority Critical patent/US20050127431A1/en
Publication of US20050127431A1 publication Critical patent/US20050127431A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H01L29/4011—Multistep manufacturing processes for data storage electrodes
    • H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324—Gate electrodes for transistors with a floating gate
    • H01L29/42332—Gate electrodes for transistors with a floating gate with the floating gate formed by two or more non connected parts, e.g. multi-particles flating gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate

Definitions

  • the present invention relates to a quantum structure, and more particularly, to a forming method and a structure of a quantum structure according to the difference in characteristic between two matters.
  • the NVRAM non-volatile random access memory
  • the NVRAM includes many good properties, e.g. little volume, low power consumption, and storing electrical charges by programing and erase. Many technological products depend on the function of NVRAM's to be operated.
  • a memory cells 1 is shown in FIG. 1 a.
  • a plurality of NVRAM 3 e.g. a plurality of Flash RAM, connect with different word lines 5 and bit lines 7 , respectively.
  • FIG. 1 b a profile of the NVRAM 3 is provided.
  • a word line 5 connects to a control gate 12 of a NVRAM 3 and cooperates with a source 9 and a drain 11 to control a floating gate 13 for storing or erasing electrical charges by supplying voltage.
  • the NVRAM 3 can program the floating gate 13 by injecting hot electron into the floating gate 13 , and erase the electrical charges that are stored in the floating gate 13 by Fowler-Nordheim Tunneling; or programs and erases the floating gate 13 by Fowler-Nordheim Tunneling.
  • High supplying voltage is the first disadvantage of the traditional NVRAM 3 (the Flash RAM).
  • the second disadvantage of the NVRAM 3 is the uncertain product-life.
  • the floating gate 13 cannot store electrical charges anymore if any portion of the dielectric layer 15 that is deposited between the floating gate 13 and a substrate 17 is broken by some reasons, e.g. programing and erasing the floating gate 13 thousand times.
  • High difficulty for reducing the thickness of the dielectric layer 15 and the thickness of the NVRAM 3 is the third disadvantage of the NVRAM 3 .
  • the present invention providing a forming method and structure of a quantum structure according to several steps.
  • FIG. 1 a is a view in the prior art
  • FIG. 1 b is the profile in the prior art
  • FIG. 2 a is a profile of the of the first embodiment in the present invention.
  • FIG. 2 b - d are the flow diagrams of the first embodiment.
  • the method of forming a quantum structure in the present invention comprising several steps. At first, providing a first dielectric layer for forming a second dielectric layer thereon.
  • the second dielectric layer has a plurality of major element and a plurality of impurity contained. Treating the second dielectric layer to drive the impurities to form the quantum structure. For example, oxidizing the major elements to drive the impurities in the first dielectric layer to form the quantum structure in said first dielectric layer because the oxidizing capability of the major elements is stronger than that of the impurities.
  • the NVRAM 20 includes a compound gate 22 formed on a semiconductor substrate 24 , and a source 26 and a drain 28 formed within the semiconductor substrate 24 .
  • the compound gate 22 comprises a dielectric layer 30 formed on the semiconductor substrate 24 , and a control gate 34 formed on the dielectric layer 30 .
  • the dielectric layer 30 includes quantum structure that is a plurality of quantum dots 32 in this embodiment for storing electrical charges as the floating gate in the prior art. These quantum dots 32 are formed from an oxidizing process that will be explained below.
  • the composition of the dielectric layer 30 is SiO 2 (silica), and the composition of the quantum dots 32 is Ge (germanium) atom.
  • the control gate 34 is polysilicon gate and the composition of the substrate 24 is Si.
  • FIG. 2 b, FIG. 2 c and FIG. 2 d are the method of forming NVRAM 20 of the first embodiment.
  • a first dielectric layer 38 that is a silica layer, is deposited on the semiconductor substrate 24 .
  • the second dielectric layer 36 having a plurality of major element (not shown), e.g. Si atoms, and a plurality of impurity (not shown) contained, e.g. germanium atoms, is formed on the first dielectric layer 38 .
  • the oxidizing capability of Si atoms is stronger than that of Ge atoms, i.e., the oxidizing capability of the major elements is stronger than that of the impurities.
  • the second dielectric layer 36 is a SiGe layer (silicon-germanium layer) in the first embodiment, and the SiGe layer is formed by UHVCVD(Ultra High Vacuum Chemical Vapor Deposition) with two kinds of gases—SiH 4 and GeH 4 , according to the chemical formula (1): SiH 4 +GeH 4 ⁇ SiGe+4H 2 (1) So that the first dielectric layer 38 is deposited between the second layer 36 and the semiconductor substrate 24 as shown in FIG. 2 b.
  • the first dielectric layer 38 is a SiO 2 layer in the present embodiment.
  • the dielectric layer 30 is composed of the first dielectric layer 38 and the second dielectric layer 36 .
  • the compound gate 22 includes the control gate 34 , the second dielectric layer 36 and the first dielectric layer 38 . After finished the compound gate 22 on the substrate 24 , forming the source 26 and the drain 28 within the substrate 24 to form the NVRAM 20 .
  • Every quantum dot 32 which is formed by Ge, stores the electric charges as a floating gate does. Because the dimensions of every quantum dot 32 is within the nanometer (nm) scale, approximately between 1 nm and 5 nm, every quantum dot 32 may store few electric charges, e.g. one or two electric charges, due to the Coulomb blockade. So that programing the electric charges into, or erasing the electric charges from, the quantum dots 30 needs low voltage, i.e. 2.5 volts, in the present invention. Of course, controlling the amount of the impurities in the second dielectric layer 36 to control the quantum dots 32 in dimension is a way for procuring different purposes.
  • the second dielectric layer 36 including a plurality of oxygen atom, a plurality of major element, e.g. Si atoms, and a plurality of impurity contained, e.g. germanium atoms, is formed on the first dielectric layer 38 , as the second embodiment in the present invention.
  • the first dielectric layer 38 preferred to be a silica layer, is deposited on the semiconductor substrate 24 .
  • the oxidizing capability of Si atoms is stronger than that of Ge atoms, i.e. the oxidizing capability of the major elements is stronger than that of impurities.
  • the second dielectric layer 36 is a SiGeO 2 layer in the second embodiment, and the SiGeO 2 layer is formed by UHVCVD(Ultra High Vacuum Chemical Vapor Deposition) with three kinds of gases—O 2 , SiH 4 and GeH 4 , according to the chemical formula (2): SiH 4 +GeH 4 +O 2 ⁇ SiGeO 2 +4 H 2 (2)
  • the first dielectric layer 38 is deposited between the second dielectric layer 36 and the semiconductor substrate 24 as shown in FIG. 2 b.
  • the dielectric layer 30 is composed of the first dielectric layer 38 and the second dielectric layer 36 .
  • the second embodiment in the present invention depositing the controlling gate 34 on the second dielectric layer 36 after forming the quantum dots 32 in the first dielectric layer 38 . Then, etching the control gate 34 , the second dielectric layer 36 and the first dielectric layer 38 in sequence according to a designed pattern of the compound gate 22 .
  • the compound gate 22 includes the control gate 34 , the second dielectric layer 36 and the first dielectric layer 38 . After finished the compound gate 22 on the substrate 24 , forming the source 26 and the drain 28 within the substrate 24 to form the NVRAM 20 .
  • every quantum dot 32 stores the electric charges as a floating gate does. Every quantum dot 32 may store few electric charges, e.g. one or two electric charges, due to the Coulomb blockade, because the dimensions of every quantum dot 32 is within the nanometer (nm) scale. When programing the electric charges into, or erasing the electric charges from, the quantum dots needs lower voltage than 5V.
  • controlling the amount of the impurities in the second dielectric layer 36 to control the quantum dots 32 in dimension is a way for procuring different purposes.
  • the present invention programing and erasing the floating gate (quantum dots 32 ) of the NVRAM 20 with lower supplying voltage than the supplying voltage of the traditional NVRAM 3 in the prior art, because every quantum dot 32 stores few electric charges, e.g. one or two electric charges.
  • the NVRAM 20 having the more certainty of product-life in the present invention than the NVRAM 3 has in the prior art. If the dielectric layer 30 between some of the quantum dots 32 and the substrate 24 is broken by some reasons, e.g. programing and erasing the quantum dots 32 thousand times, other quantum dots 32 still store electric charges due to that each quantum dots 32 stores electrical charges respectively. So that the product-life of the NVRAM 20 maintains due to the stored electric charges inside the working quantum dots 32 in the present invention.
  • the present NVRAM 20 has a thinner thickness than the prior NVRAM 3 , because the quantum dots 32 replace the floating layer 13 so that the thickness of the present NVRAM 20 can decrease the thickness of the floating layer 13 in the prior art. Besides, the thickness of the portion of the dielectric layer 30 that is deposited between the quantum dots 32 and the substrate 24 is thinner than the dielectric layer 15 .
  • the preferring embodiments in the present invention improve disadvantages of the NVRAM's, but the feature of the present invention is a forming method and a structure of a quantum structure. So that the scope of the present invention is not admitted to be prior art of the NVRAM's with respect to the present invention by its mention in the Background of the Invention section.

Abstract

A quantum structure and the forming method based on the difference in characteristic of two matters is provided. The forming method includes several steps. At first, providing a first dielectric layer for forming a second dielectric layer thereon. The second dielectric layer has major elements and impurities contained. Treating the second dielectric layer to drive the impurities to form the quantum structure. For example, oxidizing the major elements to drive the impurities in the first dielectric layer to form the quantum structure in said first dielectric layer because the oxidizing capability of the major elements is stronger than that of the impurities.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a quantum structure, and more particularly, to a forming method and a structure of a quantum structure according to the difference in characteristic between two matters.
  • 2. Description of the Prior Art
  • The NVRAM (non-volatile random access memory) includes many good properties, e.g. little volume, low power consumption, and storing electrical charges by programing and erase. Many technological products depend on the function of NVRAM's to be operated.
  • A memory cells 1 is shown in FIG. 1 a. A plurality of NVRAM 3, e.g. a plurality of Flash RAM, connect with different word lines 5 and bit lines 7, respectively. As shown in FIG. 1 b, a profile of the NVRAM 3 is provided. A word line 5 connects to a control gate 12 of a NVRAM 3 and cooperates with a source 9 and a drain 11 to control a floating gate 13 for storing or erasing electrical charges by supplying voltage. The NVRAM 3 can program the floating gate 13 by injecting hot electron into the floating gate 13, and erase the electrical charges that are stored in the floating gate 13 by Fowler-Nordheim Tunneling; or programs and erases the floating gate 13 by Fowler-Nordheim Tunneling.
  • It is necessary to supply more than 5 volts, even 10 volts or 12 volts, no matter programing and erasing the floating gate 13 by Fowler-Nordheim Tunneling, or by injecting hot electron into the floating gate 13 in the prior art. High supplying voltage is the first disadvantage of the traditional NVRAM 3 (the Flash RAM). The second disadvantage of the NVRAM 3 is the uncertain product-life. The floating gate 13 cannot store electrical charges anymore if any portion of the dielectric layer 15 that is deposited between the floating gate 13 and a substrate 17 is broken by some reasons, e.g. programing and erasing the floating gate 13 thousand times. High difficulty for reducing the thickness of the dielectric layer 15 and the thickness of the NVRAM 3 is the third disadvantage of the NVRAM 3.
  • So that it is necessary to improve the disadvantages, i.e. the high supplying voltage, the uncertain product-life and high difficulty for reducing the thickness of the dielectric layer that is deposited between the floating gate and the substrate, of the NVRAM in the prior art.
    • SUMMARY OF THE INVENTION
  • According to the above description of the background of the invention, it is one objective of the present invention to provide a forming method and a structure of a quantum structure for improving the disadvantages of NVRAM.
  • It is another object of the present invention to provide a convenient method to form a quantum structure by original devices without buying or using any new devices.
  • It is a further objective of the present invention to provide a forming method and structure of a quantum structure to decrease the supplying voltage for programing and erasing the floating gate of a NVRAM.
  • It is a further objective of the present invention to provide a forming method and structure of a quantum structure for increasing the certainty of product-life of a NVRAM.
  • It is a further objective of the present invention to provide a forming method and structure of a quantum structure for reducing the thickness of the dielectric layer that is deposited between the floating gate and the substrate, and the whole thickness of a NVRAM.
  • The present invention providing a forming method and structure of a quantum structure according to several steps. Providing a first dielectric layer for forming a second dielectric layer, that has a plurality of major element and a plurality of impurity contained, thereon. Treating the second dielectric layer to drive the impurities to drive the impurities in the first dielectric layer to form the quantum structure in said first dielectric layer.
  • All these advantageous features as well as others that are obvious from the following detailed description of preferred embodiments of the invention are obtained.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 a is a view in the prior art;
  • FIG. 1 b is the profile in the prior art;
  • FIG. 2 a is a profile of the of the first embodiment in the present invention; and
  • FIG. 2 b-d are the flow diagrams of the first embodiment.
    • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • The preferred embodiments of the present invention that provides a forming method and a structure of a quantum structure according to the difference in characteristic between two matters is described below.
  • The method of forming a quantum structure in the present invention comprising several steps. At first, providing a first dielectric layer for forming a second dielectric layer thereon. The second dielectric layer has a plurality of major element and a plurality of impurity contained. Treating the second dielectric layer to drive the impurities to form the quantum structure. For example, oxidizing the major elements to drive the impurities in the first dielectric layer to form the quantum structure in said first dielectric layer because the oxidizing capability of the major elements is stronger than that of the impurities.
  • As shown in FIG. 2 a, the profile of a NVRAM 20 (non-volatile random access memory) of the first embodiment in the present invention is provided, when the present invention is used for improving disadvantages of the NVRAM. The NVRAM 20 includes a compound gate 22 formed on a semiconductor substrate 24, and a source 26 and a drain 28 formed within the semiconductor substrate 24. The compound gate 22 comprises a dielectric layer 30 formed on the semiconductor substrate 24, and a control gate 34 formed on the dielectric layer 30. The dielectric layer 30 includes quantum structure that is a plurality of quantum dots 32 in this embodiment for storing electrical charges as the floating gate in the prior art. These quantum dots 32 are formed from an oxidizing process that will be explained below.
  • In the first embodiment, the composition of the dielectric layer 30 is SiO2 (silica), and the composition of the quantum dots 32 is Ge (germanium) atom. The control gate 34 is polysilicon gate and the composition of the substrate 24 is Si.
  • FIG. 2 b, FIG. 2 c and FIG. 2 d are the method of forming NVRAM 20 of the first embodiment. A first dielectric layer 38, that is a silica layer, is deposited on the semiconductor substrate 24. The second dielectric layer 36 having a plurality of major element (not shown), e.g. Si atoms, and a plurality of impurity (not shown) contained, e.g. germanium atoms, is formed on the first dielectric layer 38. The oxidizing capability of Si atoms is stronger than that of Ge atoms, i.e., the oxidizing capability of the major elements is stronger than that of the impurities. The second dielectric layer 36 is a SiGe layer (silicon-germanium layer) in the first embodiment, and the SiGe layer is formed by UHVCVD(Ultra High Vacuum Chemical Vapor Deposition) with two kinds of gases—SiH4 and GeH4, according to the chemical formula (1):
    SiH4+GeH4→SiGe+4H2  (1)
    So that the first dielectric layer 38 is deposited between the second layer 36 and the semiconductor substrate 24 as shown in FIG. 2 b. The first dielectric layer 38 is a SiO2 layer in the present embodiment.
  • After forming the second layer 36 on the first dielectric layer 38, treating the second dielectric layer 36 to oxidize the major elements in an environment being full of oxygen to drive the Ge atoms of the second dielectric layer 36 to form the quantum structure. The Ge atoms are drove into the first dielectric layer 38 to form the quantum dots, because overwhelming majority of the Si atoms (major elements) oxidizing but overwhelming majority of the Ge atoms (impurities), that having weaker oxidizing capability, non-oxidizing. The dielectric layer 30 is composed of the first dielectric layer 38 and the second dielectric layer 36.
  • Depositing the controlling gate 34 on the second dielectric layer 36, and then etching the control gate 34, the second dielectric layer 36 and the first dielectric layer 38 in sequence according to a designed pattern of the compound gate 22, as shown in FIG. 2 d. The compound gate 22 includes the control gate 34, the second dielectric layer 36 and the first dielectric layer 38. After finished the compound gate 22 on the substrate 24, forming the source 26 and the drain 28 within the substrate 24 to form the NVRAM 20.
  • Every quantum dot 32, which is formed by Ge, stores the electric charges as a floating gate does. Because the dimensions of every quantum dot 32 is within the nanometer (nm) scale, approximately between 1 nm and 5 nm, every quantum dot 32 may store few electric charges, e.g. one or two electric charges, due to the Coulomb blockade. So that programing the electric charges into, or erasing the electric charges from, the quantum dots 30 needs low voltage, i.e. 2.5 volts, in the present invention. Of course, controlling the amount of the impurities in the second dielectric layer 36 to control the quantum dots 32 in dimension is a way for procuring different purposes.
  • The second dielectric layer 36 including a plurality of oxygen atom, a plurality of major element, e.g. Si atoms, and a plurality of impurity contained, e.g. germanium atoms, is formed on the first dielectric layer 38, as the second embodiment in the present invention. The first dielectric layer 38, preferred to be a silica layer, is deposited on the semiconductor substrate 24. The oxidizing capability of Si atoms is stronger than that of Ge atoms, i.e. the oxidizing capability of the major elements is stronger than that of impurities. The second dielectric layer 36 is a SiGeO2 layer in the second embodiment, and the SiGeO2 layer is formed by UHVCVD(Ultra High Vacuum Chemical Vapor Deposition) with three kinds of gases—O2, SiH4 and GeH4, according to the chemical formula (2):
    SiH4+GeH4+O2→SiGeO2+4 H2  (2)
    The first dielectric layer 38 is deposited between the second dielectric layer 36 and the semiconductor substrate 24 as shown in FIG. 2 b.
  • Then, increasing the temperature of the second dielectric layer 36 for oxidizing the major elements, that are Si atoms, in an environment being without oxygen, e.g. the environment being full of N2, and then annealing the second dielectric layer 36 to drive the Ge atoms to form the quantum dots. The Ge atoms are drove into the first dielectric layer 38 to form the quantum atoms, because overwhelming majority of the Si atoms (major elements) oxidizing with the oxygen atoms of the second dielectric layer 36 but overwhelming majority of the Ge atoms (impurities), that having weaker oxidizing capability, non-oxidizing. The dielectric layer 30 is composed of the first dielectric layer 38 and the second dielectric layer 36.
  • Similarly, the second embodiment in the present invention depositing the controlling gate 34 on the second dielectric layer 36 after forming the quantum dots 32 in the first dielectric layer 38. Then, etching the control gate 34, the second dielectric layer 36 and the first dielectric layer 38 in sequence according to a designed pattern of the compound gate 22. As the first embodiment, the compound gate 22 includes the control gate 34, the second dielectric layer 36 and the first dielectric layer 38. After finished the compound gate 22 on the substrate 24, forming the source 26 and the drain 28 within the substrate 24 to form the NVRAM 20.
  • In the second embodiment, every quantum dot 32 stores the electric charges as a floating gate does. Every quantum dot 32 may store few electric charges, e.g. one or two electric charges, due to the Coulomb blockade, because the dimensions of every quantum dot 32 is within the nanometer (nm) scale. When programing the electric charges into, or erasing the electric charges from, the quantum dots needs lower voltage than 5V. Of course, in the second embodiment, controlling the amount of the impurities in the second dielectric layer 36 to control the quantum dots 32 in dimension is a way for procuring different purposes.
  • The present invention programing and erasing the floating gate (quantum dots 32) of the NVRAM 20 with lower supplying voltage than the supplying voltage of the traditional NVRAM 3 in the prior art, because every quantum dot 32 stores few electric charges, e.g. one or two electric charges.
  • The NVRAM 20 having the more certainty of product-life in the present invention than the NVRAM 3 has in the prior art. If the dielectric layer 30 between some of the quantum dots 32 and the substrate 24 is broken by some reasons, e.g. programing and erasing the quantum dots 32 thousand times, other quantum dots 32 still store electric charges due to that each quantum dots 32 stores electrical charges respectively. So that the product-life of the NVRAM 20 maintains due to the stored electric charges inside the working quantum dots 32 in the present invention.
  • The present NVRAM 20 has a thinner thickness than the prior NVRAM 3, because the quantum dots 32 replace the floating layer 13 so that the thickness of the present NVRAM 20 can decrease the thickness of the floating layer 13 in the prior art. Besides, the thickness of the portion of the dielectric layer 30 that is deposited between the quantum dots 32 and the substrate 24 is thinner than the dielectric layer 15.
  • The preferring embodiments in the present invention improve disadvantages of the NVRAM's, but the feature of the present invention is a forming method and a structure of a quantum structure. So that the scope of the present invention is not admitted to be prior art of the NVRAM's with respect to the present invention by its mention in the Background of the Invention section.
  • The described above is only to demonstrate and illustrate the preferred embodiments of the present invention, not to limit the scope of the present invention to what described detailed herein; and any equivalent variations and modifications in the present invention should be within the scope of the claims hereafter.

Claims (2)

1-18. (canceled)
19. A non-volatile random access memory including quantum structure, comprising:
a semiconductor substrate including a source and a drain;
a dielectric layer, that is deposited on said semiconductor substrate, said dielectric layer including said quantum structure that are formed from an oxidizing process; and
a control gate formed on said dielectric layer.
US11/033,862 2003-05-01 2005-01-13 Quantum structure and forming method of the same Abandoned US20050127431A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/033,862 US20050127431A1 (en) 2003-05-01 2005-01-13 Quantum structure and forming method of the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/426,873 US7022571B2 (en) 2003-05-01 2003-05-01 Quantum structure and forming method of the same
US11/033,862 US20050127431A1 (en) 2003-05-01 2005-01-13 Quantum structure and forming method of the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/426,873 Division US7022571B2 (en) 2003-05-01 2003-05-01 Quantum structure and forming method of the same

Publications (1)

Publication Number Publication Date
US20050127431A1 true US20050127431A1 (en) 2005-06-16

Family

ID=33309981

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/426,873 Expired - Lifetime US7022571B2 (en) 2003-05-01 2003-05-01 Quantum structure and forming method of the same
US11/033,862 Abandoned US20050127431A1 (en) 2003-05-01 2005-01-13 Quantum structure and forming method of the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/426,873 Expired - Lifetime US7022571B2 (en) 2003-05-01 2003-05-01 Quantum structure and forming method of the same

Country Status (1)

Country Link
US (2) US7022571B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100006921A1 (en) * 2007-01-19 2010-01-14 Katsunori Makihara Semiconductor memory, semiconductor memory system using the same, and method for producing quantum dots applied to semiconductor memory
US20100308328A1 (en) * 2007-05-16 2010-12-09 Hiroshima University Semiconductor device
US8403239B2 (en) 2009-02-09 2013-03-26 Empire Technology Development Llc Liquid storage system, liquid container, and liquid lead-out control method

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100499151B1 (en) * 2003-10-29 2005-07-04 삼성전자주식회사 Nonvolatile memory device and method of manufacturing the same
US20050095786A1 (en) * 2003-11-03 2005-05-05 Ting-Chang Chang Non-volatile memory and method of manufacturing floating gate
JP2007535806A (en) * 2004-04-30 2007-12-06 ニューサウス・イノヴェイションズ・ピーティーワイ・リミテッド Application to artificial amorphous semiconductors and solar cells
WO2006125272A1 (en) * 2005-05-27 2006-11-30 Newsouth Innovations Pty Limited Resonant defect enhancement of current transport in semiconducting superlattices
CN100356585C (en) * 2005-07-15 2007-12-19 清华大学 Longitudinal quantum polka-dot floating grid tip structure, preparing method and storage thereof
TWI338914B (en) * 2006-07-12 2011-03-11 Ind Tech Res Inst Metallic compound dots dielectric piece and method of fabricating the same
TWI325613B (en) * 2006-07-20 2010-06-01 Ind Tech Res Inst Memory cell and fabricating method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6191445B1 (en) * 1997-11-05 2001-02-20 Sony Corporation Nonvolatile semiconductor memory device and method of reading a data therefrom
US6369421B1 (en) * 1998-06-29 2002-04-09 Advanced Micro Devices, Inc. EEPROM having stacked dielectric to increase programming speed
US20020079533A1 (en) * 2000-12-27 2002-06-27 Fujitsu Limited Semiconductor memory device and its manufacture
US6413819B1 (en) * 2000-06-16 2002-07-02 Motorola, Inc. Memory device and method for using prefabricated isolated storage elements
US20020137288A1 (en) * 2001-03-19 2002-09-26 Kazumasa Nomoto Non-volatile semiconductor memory device and process for fabricating the same
US20030077863A1 (en) * 2001-10-19 2003-04-24 Choi Wee Kiong Nanocrystal flash memory device and manufacturing method therefor

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5801401A (en) * 1997-01-29 1998-09-01 Micron Technology, Inc. Flash memory with microcrystalline silicon carbide film floating gate
US5852306A (en) * 1997-01-29 1998-12-22 Micron Technology, Inc. Flash memory with nanocrystalline silicon film floating gate
US6054349A (en) * 1997-06-12 2000-04-25 Fujitsu Limited Single-electron device including therein nanocrystals
EP0926260A3 (en) * 1997-12-12 2001-04-11 Matsushita Electric Industrial Co., Ltd. Using antibody - antigen interaction for formation of a patterened metal film
JP4538693B2 (en) * 1998-01-26 2010-09-08 ソニー株式会社 Memory device and manufacturing method thereof
EP1134799A1 (en) * 2000-03-15 2001-09-19 STMicroelectronics S.r.l. Reduced thermal process for forming a nanocrystalline silicon layer within a thin oxide layer
KR100455282B1 (en) * 2001-01-11 2004-11-08 삼성전자주식회사 Memory device comprising single transistor having functions of RAM and ROM and methods for operating and manufacturing the same
JP2003068891A (en) * 2001-08-24 2003-03-07 Hitachi Ltd Semiconductor storage element, semiconductor device and method for controlling the same
KR100408743B1 (en) * 2001-09-21 2003-12-11 삼성전자주식회사 Method of forming a quantum dot and method of forming a gate electrode using the same
JP4014431B2 (en) * 2002-03-27 2007-11-28 富士通株式会社 Semiconductor memory device and manufacturing method of semiconductor memory device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6191445B1 (en) * 1997-11-05 2001-02-20 Sony Corporation Nonvolatile semiconductor memory device and method of reading a data therefrom
US6369421B1 (en) * 1998-06-29 2002-04-09 Advanced Micro Devices, Inc. EEPROM having stacked dielectric to increase programming speed
US6413819B1 (en) * 2000-06-16 2002-07-02 Motorola, Inc. Memory device and method for using prefabricated isolated storage elements
US20020079533A1 (en) * 2000-12-27 2002-06-27 Fujitsu Limited Semiconductor memory device and its manufacture
US20020137288A1 (en) * 2001-03-19 2002-09-26 Kazumasa Nomoto Non-volatile semiconductor memory device and process for fabricating the same
US20030077863A1 (en) * 2001-10-19 2003-04-24 Choi Wee Kiong Nanocrystal flash memory device and manufacturing method therefor

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100006921A1 (en) * 2007-01-19 2010-01-14 Katsunori Makihara Semiconductor memory, semiconductor memory system using the same, and method for producing quantum dots applied to semiconductor memory
US7898020B2 (en) * 2007-01-19 2011-03-01 Hiroshima University Semiconductor memory, semiconductor memory system using the same, and method for producing quantum dots applied to semiconductor memory
US20100308328A1 (en) * 2007-05-16 2010-12-09 Hiroshima University Semiconductor device
US8653518B2 (en) 2007-05-16 2014-02-18 Hiroshima University Semiconductor device
US8403239B2 (en) 2009-02-09 2013-03-26 Empire Technology Development Llc Liquid storage system, liquid container, and liquid lead-out control method

Also Published As

Publication number Publication date
US20040219750A1 (en) 2004-11-04
US7022571B2 (en) 2006-04-04

Similar Documents

Publication Publication Date Title
US20050127431A1 (en) Quantum structure and forming method of the same
US7504302B2 (en) Process of forming a non-volatile memory cell including a capacitor structure
US6100559A (en) Multipurpose graded silicon oxynitride cap layer
US7456466B2 (en) NAND flash memory device and method of manufacturing the same
US20060077728A1 (en) Method for fabricating flash memory device and structure thereof
US20060186462A1 (en) Nonvolatile memory device and method of fabricating the same
US6750102B1 (en) Semiconductor non-volatile memory device having an improved write speed
US7800164B2 (en) Nanocrystal non-volatile memory cell and method therefor
US7514742B2 (en) Recessed shallow trench isolation
US7719047B2 (en) Non-volatile memory device and fabrication method thereof and memory apparatus including thereof
CN101517714A (en) SONOS ONO stack scaling
KR20080014873A (en) A novel low power non-volatile memory and gate stack
TW201545353A (en) Device and method
US7018876B2 (en) Transistor with vertical dielectric structure
KR100875865B1 (en) Nanocrystalline Silicon Quantum Dot Memory Devices
TW441039B (en) Source side injection flash EEPROM memory cell and operation
JPWO2008146760A1 (en) Storage element and reading method thereof
JP2005515638A (en) Nonvolatile two-transistor semiconductor memory cell and manufacturing method thereof
US20060234449A1 (en) Flash gate stack notch to improve coupling ratio
CN101154593A (en) Non-volatile semiconductor memory and manufacturing method thereof
JP2002261175A (en) Nonvolatile semiconductor memory and its manufacturing method
US7714375B2 (en) Flash memory with 4-bit memory cell
KR100611079B1 (en) Method of forming gate spacer in non-volatile memory device
US7737487B2 (en) Nonvolatile memories with tunnel dielectric with chlorine
US7732256B2 (en) Fabrication method of non-volatile memory

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION