US20050111287A1 - Imprint-free coding for ferroelectric nonvolatile counters - Google Patents
Imprint-free coding for ferroelectric nonvolatile counters Download PDFInfo
- Publication number
- US20050111287A1 US20050111287A1 US10/719,108 US71910803A US2005111287A1 US 20050111287 A1 US20050111287 A1 US 20050111287A1 US 71910803 A US71910803 A US 71910803A US 2005111287 A1 US2005111287 A1 US 2005111287A1
- Authority
- US
- United States
- Prior art keywords
- overscore
- encoder
- input
- signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/76—Pulse counters comprising counting chains; Frequency dividers comprising counting chains using magnetic cores or ferro-electric capacitors
Definitions
- the present invention relates to coding methods, and more particularly, to a coding method that substantially reduces imprint when used in conjunction with ferroelectric nonvolatile counters.
- Ferroelectric materials such as lead-zirconate-titanate (“PZT”) can be used as the dielectric material in a ferroelectric capacitor that in turn is used as the memory element in a nonvolatile memory cell, latch, or counter.
- PZT lead-zirconate-titanate
- a ferroelectric capacitor In order to be useful as the memory element in a semiconductor nonvolatile memory, latch, or counter, however, a ferroelectric capacitor must retain data for an extended period of time at a given storage temperature. The ability to retain data, also known as retention performance, is adversely affected by a multi-faceted mechanism known generally by those skilled in the art as “imprint”. The term imprint is used because it implies that the history of the data stored in the ferroelectric capacitor affects its present retention performance. Specifically, storage or writing of data of the same binary value for a long period of time at temperature undesirably degrades the ability of the ferroelectric capacitor to retain data of the opposite binary value.
- a ferroelectric nonvolatile counter In a ferroelectric nonvolatile counter, the most significant bits stay at a logic zero data state until the count number is large enough to flip the logic state to a logic one data state, if conventional binary coding methods are used. For a counter with a large number of bits, the most significant bits are written (clocked) to the logic zero data state many times before they are eventually written to a logic one data state. For example, in a 40 bit counter, the most significant bit is written to a logic zero data state 2 39 times, which is about 10 12 times, before it is finally written to a logic one data state. Thus, this most significant bit and the associated nonvolatile ferroelectric capacitor is very significantly imprinted to the logic zero data state, and the imprinting will therefore negatively impact its ability to retain the logic one data state.
- FIG. 1 a prior art conventional five-bit binary coding scheme is shown. Note that while the least-significant bit (“LSB”) switches with every advancement of the count, the most-significant bit (“MSB”) does not switch until sixteen zero data states have been written to the associated ferroelectric capacitor. Of course, the imprint problem increases for the most-significant bits as the total number of bits in the counter increases.
- LSB least-significant bit
- MSB most-significant bit
- a coding method suitable for use with ferroelectric or other nonvolatile counters subject to imprint ensures that all of the bits in the code are frequently switched and not left in a fixed data state.
- the general coding equation for this method is such that: for an even integer n, the output code is represented by the conventional binary code of n/2; for an odd integer n, the output code is represented by the conventional binary code of the one's compliment of (n ⁇ 1)/2.
- every bit switches to its compliment when counting from an even number to an odd number. Since every bit switches at least once every two counts, imprint is substantially reduced.
- the maximal number is encoded to 1000, instead of 1111, in a four-bit coding scheme.
- a digital encoder including a XNOR gate, a “plus one” operation logic block, and a two-to-one multiplexer for converting an inverted input signal into an encoded output signal.
- the digital encoder also includes “up/down” and most-significant bit inputs.
- FIG. 1 is a logic table illustrating a five-bit prior art conventional binary coding scheme that can lead to an imprint problem for a nonvolatile ferroelectric counter;
- FIG. 2 a logic table of an encoding scheme according to the present invention suitable for use with a four-bit ferroelectric counter in which imprint effects can be minimized;
- FIG. 3 a logic table of an encoding scheme according to the present invention suitable for use with a five-bit ferroelectric counter in which imprint effects can be minimized;
- FIG. 4 is a schematic diagram of an encoder according to the present invention including a XNOR gate, a “plus one” operation block, and a two-to-one multiplexer for converting an input signal into an encoded output signal.
- Equation (1) The general equation for the coding method of the present invention is given by equation (1): n ⁇ ⁇ Conventional ⁇ ⁇ Binary ⁇ ⁇ Code ⁇ ⁇ of ( n 2 ) if ⁇ ⁇ if ⁇ ⁇ n ⁇ ⁇ is ⁇ ⁇ even Conventional ⁇ ⁇ Binary ⁇ ⁇ Code ⁇ ⁇ of ( n - 1 2 ) _ if ⁇ ⁇ if ⁇ ⁇ n ⁇ ⁇ is ⁇ ⁇ odd ( 1 )
- the encoded output is represented by the conventional binary code of n/2; for an odd integer n, the encoded output is represented by the conventional binary code of the one's compliment of (n ⁇ 1)/2.
- Applying this method to a four-bit counter for example, we have the encoding output 20 shown in FIG. 2 (Table I). Every bit switches to its compliment when counting from an even number to an odd number. Thus, imprint is substantially reduced.
- the maximal number is encoded to 1000, instead of 1111, in the case of a four-bit counter.
- Applying this method to a five-bit counter for example, we have the encoding output 22 shown in FIG. 3 (Table II). Every bit switches to its compliment when counting from an even number to an odd number.
- imprint is substantially reduced.
- the maximal number is encoded to 10000, instead of 11111, in the case of a five-bit counter.
- n d m d m ⁇ 1 d m ⁇ 2 . . . d 1 d 0 n n ⁇ 1 n is even, i.e. d m n ⁇ ⁇ overscore (d) ⁇ m ⁇ overscore (d) ⁇ m ⁇ 1 ⁇ overscore (d) ⁇ m ⁇ 2 . . . ⁇ overscore (d) ⁇ 1 ⁇ overscore (d) ⁇ 0 + 1 is 0 n is odd, i.e. d m n ⁇ ⁇ overscore (d) ⁇ m ⁇ overscore (d) ⁇ m ⁇ 1 ⁇ overscore (d) ⁇ m ⁇ 2 . . . ⁇ overscore (d) ⁇ 1 ⁇ overscore (d) ⁇ 0 is 1
- the output is kept at zero when counting down from zero, instead of rolling over to the maximal number.
- the output is kept at the maximal number when counting up from the maximal number, instead of rolling over to zero.
- FIG. 4 a digital logic circuitry implementation of an encoder 30 is shown using the coding method of the present invention.
- the bold lines in FIG. 4 represents a bus having a width of m bits.
- Pin U/D on node 38 is set to a logic one for counting up and a logic zero for counting down.
- the signal on node 40 d ⁇ m>, is the most significant bit of the input number.
- the output dout ⁇ m:0> is the result of counting up or counting down from d ⁇ m:0>.
- the signal on node 42 ⁇ overscore (d) ⁇ m:0> is an inverted input signal or the one's compliment of d ⁇ m:0>.
- Encoder 30 includes a “plus-on” operation block 34 , which can be implemented using digital combinatorial circuitry as is known by those skilled in the art.
- the input of block 34 receives the inverted digital input signal ⁇ overscore (d) ⁇ m:0>, and the output of block 34 provides the output signal equal to ⁇ overscore (d) ⁇ m:0>+1.
- a first input of the two-to-one multiplexer 36 receives the inverted input signal ⁇ overscore (d) ⁇ m:0>, and a second input receives the output signal ⁇ overscore (d) ⁇ m:0>+1 on output node 46 .
- a XNOR gate 32 has a first input for receiving an up-down (“U/D”) signal on node 38 , a second input for receiving a most-significant bit input signal (“d ⁇ m>”) on node 40 , and an output 48 for providing a control signal to multiplexer 36 .
- the output signal dout ⁇ m:0> of the encoder 30 is provided at multiplexer output node 50 .
- the output signal is equal to ⁇ overscore (d) ⁇ if the control signal on node 48 is a logic zero, and is equal to ⁇ overscore (d) ⁇ +1 if the control signal on node 48 is a logic one.
- the output signal on node 50 can be input to m ferroelectric latches in parallel in an m-bit counter, corresponding to the width of the m-bit bus.
- m ferroelectric latches in parallel in an m-bit counter, corresponding to the width of the m-bit bus.
- a counter having four or five ferroelectric latches corresponding to the coding schemes shown in FIGS. 2 and 3 can be used.
- the complemented output of the latches can be fed back to node 42 to complete a ferroelectric counter including encoder 30 .
- Other implementations of a full m-bit ferroelectric counter are also possible in which imprint effects can be minimized.
Abstract
Description
- The present invention relates to coding methods, and more particularly, to a coding method that substantially reduces imprint when used in conjunction with ferroelectric nonvolatile counters.
- Ferroelectric materials such as lead-zirconate-titanate (“PZT”) can be used as the dielectric material in a ferroelectric capacitor that in turn is used as the memory element in a nonvolatile memory cell, latch, or counter. In order to be useful as the memory element in a semiconductor nonvolatile memory, latch, or counter, however, a ferroelectric capacitor must retain data for an extended period of time at a given storage temperature. The ability to retain data, also known as retention performance, is adversely affected by a multi-faceted mechanism known generally by those skilled in the art as “imprint”. The term imprint is used because it implies that the history of the data stored in the ferroelectric capacitor affects its present retention performance. Specifically, storage or writing of data of the same binary value for a long period of time at temperature undesirably degrades the ability of the ferroelectric capacitor to retain data of the opposite binary value.
- In a ferroelectric nonvolatile counter, the most significant bits stay at a logic zero data state until the count number is large enough to flip the logic state to a logic one data state, if conventional binary coding methods are used. For a counter with a large number of bits, the most significant bits are written (clocked) to the logic zero data state many times before they are eventually written to a logic one data state. For example, in a 40 bit counter, the most significant bit is written to a logic zero
data state 239 times, which is about 1012 times, before it is finally written to a logic one data state. Thus, this most significant bit and the associated nonvolatile ferroelectric capacitor is very significantly imprinted to the logic zero data state, and the imprinting will therefore negatively impact its ability to retain the logic one data state. - Turning now to
FIG. 1 , a prior art conventional five-bit binary coding scheme is shown. Note that while the least-significant bit (“LSB”) switches with every advancement of the count, the most-significant bit (“MSB”) does not switch until sixteen zero data states have been written to the associated ferroelectric capacitor. Of course, the imprint problem increases for the most-significant bits as the total number of bits in the counter increases. - What is desired, therefore, is a novel coding scheme in which none of the counter bits is repeatedly forced to the same data state, but is frequently switched so that the undesirable performance degradation due to imprint can be minimized.
- According to the present invention, a coding method suitable for use with ferroelectric or other nonvolatile counters subject to imprint ensures that all of the bits in the code are frequently switched and not left in a fixed data state. The general coding equation for this method is such that: for an even integer n, the output code is represented by the conventional binary code of n/2; for an odd integer n, the output code is represented by the conventional binary code of the one's compliment of (n−1)/2. Using the coding method of the present invention, every bit switches to its compliment when counting from an even number to an odd number. Since every bit switches at least once every two counts, imprint is substantially reduced. Unlike conventional binary coding, the maximal number is encoded to 1000, instead of 1111, in a four-bit coding scheme.
- In addition to the method of the present invention, a digital encoder is disclosed including a XNOR gate, a “plus one” operation logic block, and a two-to-one multiplexer for converting an inverted input signal into an encoded output signal. The digital encoder also includes “up/down” and most-significant bit inputs.
- The foregoing and other features, utilities and advantages of the invention will be apparent from the following more particular description of an embodiment of the invention as illustrated in the accompanying drawings.
-
FIG. 1 is a logic table illustrating a five-bit prior art conventional binary coding scheme that can lead to an imprint problem for a nonvolatile ferroelectric counter; -
FIG. 2 a logic table of an encoding scheme according to the present invention suitable for use with a four-bit ferroelectric counter in which imprint effects can be minimized; -
FIG. 3 a logic table of an encoding scheme according to the present invention suitable for use with a five-bit ferroelectric counter in which imprint effects can be minimized; and -
FIG. 4 is a schematic diagram of an encoder according to the present invention including a XNOR gate, a “plus one” operation block, and a two-to-one multiplexer for converting an input signal into an encoded output signal. - The general equation for the coding method of the present invention is given by equation (1):
- For an even integer n, the encoded output is represented by the conventional binary code of n/2; for an odd integer n, the encoded output is represented by the conventional binary code of the one's compliment of (n−1)/2. Applying this method to a four-bit counter, for example, we have the
encoding output 20 shown inFIG. 2 (Table I). Every bit switches to its compliment when counting from an even number to an odd number. Thus, imprint is substantially reduced. Note that unlike conventional binary coding, the maximal number is encoded to 1000, instead of 1111, in the case of a four-bit counter. Applying this method to a five-bit counter, for example, we have theencoding output 22 shown inFIG. 3 (Table II). Every bit switches to its compliment when counting from an even number to an odd number. Thus, imprint is substantially reduced. Note that unlike conventional binary coding, the maximal number is encoded to 10000, instead of 11111, in the case of a five-bit counter. - The implementation of the counter with this encoding method is as simple as that with a binary encoding. Tables III and IV show the logic expressions for counting up and counting down for an m-bit counter.
- Assume n is expressed by dmdm-1dm-2 . . . d1d0 with this coding method. Then:
TABLE III Counting up from n = dmdm−1dm−2 . . . d1d0 n n + 1 n is even, i.e. dm n + 1 = {overscore (d)}m{overscore (d)}m−1{overscore (d)}m−2 . . . {overscore (d)}1{overscore (d)}0 is 0 n is odd, i.e. dm n + 1 = {overscore (d)}m{overscore (d)}m−1{overscore (d)}m−2 . . . {overscore (d)}1{overscore (d)}0 + 1 is 1 -
TABLE IV Counting down from n = dmdm−1dm−2. . . d1d0 n n − 1 n is even, i.e. dm n − {overscore (d)}m{overscore (d)}m−1{overscore (d)}m−2 . . . {overscore (d)}1{overscore (d)}0 + 1 is 0 n is odd, i.e. dm n − {overscore (d)}m{overscore (d)}m−1{overscore (d)}m−2 . . . {overscore (d)}1{overscore (d)}0 is 1 - It should be mentioned that with the coding method of the present invention, the output is kept at zero when counting down from zero, instead of rolling over to the maximal number. Similarly, the output is kept at the maximal number when counting up from the maximal number, instead of rolling over to zero. These properties may be desired in some applications.
- From Table III and IV, we can see that another advantage of this coding is that only the “+1” operation is needed for both counting up and counting down. An example of a circuit implementation for an m-bit encoder suitable for use in an m-bit ferroelectric counter is shown in
FIG. 4 and discussed in further detail below. - Referring now to
FIG. 4 , a digital logic circuitry implementation of anencoder 30 is shown using the coding method of the present invention. The bold lines inFIG. 4 represents a bus having a width of m bits. Pin U/D onnode 38 is set to a logic one for counting up and a logic zero for counting down. The signal onnode 40, d<m>, is the most significant bit of the input number. The output dout<m:0> is the result of counting up or counting down from d<m:0>. The signal onnode 42, {overscore (d)}<m:0> is an inverted input signal or the one's compliment of d<m:0>. -
Encoder 30 includes a “plus-on”operation block 34, which can be implemented using digital combinatorial circuitry as is known by those skilled in the art. The input ofblock 34 receives the inverted digital input signal {overscore (d)}<m:0>, and the output ofblock 34 provides the output signal equal to {overscore (d)}<m:0>+1. A first input of the two-to-onemultiplexer 36 receives the inverted input signal {overscore (d)}<m:0>, and a second input receives the output signal {overscore (d)}<m:0>+1 on output node 46. AXNOR gate 32 has a first input for receiving an up-down (“U/D”) signal onnode 38, a second input for receiving a most-significant bit input signal (“d<m>”) onnode 40, and anoutput 48 for providing a control signal tomultiplexer 36. The output signal dout<m:0> of theencoder 30 is provided atmultiplexer output node 50. The output signal is equal to {overscore (d)} if the control signal onnode 48 is a logic zero, and is equal to {overscore (d)}+1 if the control signal onnode 48 is a logic one. - If desired, the output signal on
node 50 can be input to m ferroelectric latches in parallel in an m-bit counter, corresponding to the width of the m-bit bus. For example a counter having four or five ferroelectric latches corresponding to the coding schemes shown inFIGS. 2 and 3 can be used. The complemented output of the latches can be fed back tonode 42 to complete a ferroelectriccounter including encoder 30. Other implementations of a full m-bit ferroelectric counter are also possible in which imprint effects can be minimized. - A presently preferred embodiment of the present invention and many of its improvements have been described with a degree of particularity. It should be understood that this description has been made by way of example, and that the invention is defined by the scope of the following claims.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/719,108 US7176824B2 (en) | 2003-11-21 | 2003-11-21 | Imprint-free coding for ferroelectric nonvolatile counters |
EP04254400A EP1533905A3 (en) | 2003-11-21 | 2004-07-23 | Imprint-free coding for ferroelectric nonvolatile counters |
US11/611,053 US7271744B2 (en) | 2003-11-21 | 2006-12-14 | Imprint-free coding for ferroelectric nonvolatile counters |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/719,108 US7176824B2 (en) | 2003-11-21 | 2003-11-21 | Imprint-free coding for ferroelectric nonvolatile counters |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/611,053 Continuation US7271744B2 (en) | 2003-11-21 | 2006-12-14 | Imprint-free coding for ferroelectric nonvolatile counters |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050111287A1 true US20050111287A1 (en) | 2005-05-26 |
US7176824B2 US7176824B2 (en) | 2007-02-13 |
Family
ID=34435799
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/719,108 Active 2025-05-06 US7176824B2 (en) | 2003-11-21 | 2003-11-21 | Imprint-free coding for ferroelectric nonvolatile counters |
US11/611,053 Expired - Lifetime US7271744B2 (en) | 2003-11-21 | 2006-12-14 | Imprint-free coding for ferroelectric nonvolatile counters |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/611,053 Expired - Lifetime US7271744B2 (en) | 2003-11-21 | 2006-12-14 | Imprint-free coding for ferroelectric nonvolatile counters |
Country Status (2)
Country | Link |
---|---|
US (2) | US7176824B2 (en) |
EP (1) | EP1533905A3 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080168215A1 (en) * | 2007-01-05 | 2008-07-10 | Anxiao Jiang | Storing Information in a Memory |
WO2008086233A1 (en) * | 2007-01-05 | 2008-07-17 | The Texas A & M University System, A Texas State Agency | Storing information in a memory |
US20090086880A1 (en) * | 2007-09-27 | 2009-04-02 | Sandisk Il Ltd | Counter using shift for enhanced endurance |
JP2017028409A (en) * | 2015-07-17 | 2017-02-02 | 富士通セミコンダクター株式会社 | Nonvolatile counter circuit, memory control method and program |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8081500B2 (en) * | 2009-03-31 | 2011-12-20 | Ramtron International Corporation | Method for mitigating imprint in a ferroelectric memory |
US10475524B2 (en) | 2016-09-15 | 2019-11-12 | Apple Inc. | Recovery of data read from memory with unknown polarity |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3651415A (en) * | 1970-12-21 | 1972-03-21 | Teletype Corp | Bidirectional counter |
US5745403A (en) * | 1997-02-28 | 1998-04-28 | Ramtron International Corporation | System and method for mitigating imprint effect in ferroelectric random access memories utilizing a complementary data path |
US5777921A (en) * | 1996-03-25 | 1998-07-07 | Sharp Kabushiki Kaisha | Non-volatile semiconductor memory device |
US5912846A (en) * | 1997-02-28 | 1999-06-15 | Ramtron International Corporation | Serial ferroelectric random access memory architecture to equalize column accesses and improve data retention reliability by mitigating imprint effects |
US5978252A (en) * | 1997-06-23 | 1999-11-02 | Nec Corporation | Ferroelectric memory device having fatigue averaging |
US5986920A (en) * | 1997-11-26 | 1999-11-16 | Rohm Co., Ltd. | Ferroelectric memory device and method of reducing imprint effect thereof |
US6246603B1 (en) * | 2000-06-30 | 2001-06-12 | Stmicroelectronics, Inc. | Circuit and method for substantially preventing imprint effects in a ferroelectric memory device |
US6580634B2 (en) * | 2000-10-04 | 2003-06-17 | Rohm Co., Ltd. | Data memory device |
US6590798B1 (en) * | 2002-05-08 | 2003-07-08 | Texas Instruments Incorporated | Apparatus and methods for imprint reduction for ferroelectric memory cell |
US6794997B2 (en) * | 2003-02-18 | 2004-09-21 | Sun Microsystems, Inc. | Extending non-volatile memory endurance using data encoding |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001093286A (en) | 1999-09-21 | 2001-04-06 | Nec Corp | Ferroelectric storage device and its manufacturing method |
-
2003
- 2003-11-21 US US10/719,108 patent/US7176824B2/en active Active
-
2004
- 2004-07-23 EP EP04254400A patent/EP1533905A3/en not_active Withdrawn
-
2006
- 2006-12-14 US US11/611,053 patent/US7271744B2/en not_active Expired - Lifetime
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3651415A (en) * | 1970-12-21 | 1972-03-21 | Teletype Corp | Bidirectional counter |
US5777921A (en) * | 1996-03-25 | 1998-07-07 | Sharp Kabushiki Kaisha | Non-volatile semiconductor memory device |
US5745403A (en) * | 1997-02-28 | 1998-04-28 | Ramtron International Corporation | System and method for mitigating imprint effect in ferroelectric random access memories utilizing a complementary data path |
US5912846A (en) * | 1997-02-28 | 1999-06-15 | Ramtron International Corporation | Serial ferroelectric random access memory architecture to equalize column accesses and improve data retention reliability by mitigating imprint effects |
US5978252A (en) * | 1997-06-23 | 1999-11-02 | Nec Corporation | Ferroelectric memory device having fatigue averaging |
US5986920A (en) * | 1997-11-26 | 1999-11-16 | Rohm Co., Ltd. | Ferroelectric memory device and method of reducing imprint effect thereof |
US6246603B1 (en) * | 2000-06-30 | 2001-06-12 | Stmicroelectronics, Inc. | Circuit and method for substantially preventing imprint effects in a ferroelectric memory device |
US6580634B2 (en) * | 2000-10-04 | 2003-06-17 | Rohm Co., Ltd. | Data memory device |
US6590798B1 (en) * | 2002-05-08 | 2003-07-08 | Texas Instruments Incorporated | Apparatus and methods for imprint reduction for ferroelectric memory cell |
US6794997B2 (en) * | 2003-02-18 | 2004-09-21 | Sun Microsystems, Inc. | Extending non-volatile memory endurance using data encoding |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080168215A1 (en) * | 2007-01-05 | 2008-07-10 | Anxiao Jiang | Storing Information in a Memory |
WO2008086233A1 (en) * | 2007-01-05 | 2008-07-17 | The Texas A & M University System, A Texas State Agency | Storing information in a memory |
US20080170447A1 (en) * | 2007-01-05 | 2008-07-17 | Anxiao Jiang | Storing Information in a Memory |
WO2008086232A1 (en) * | 2007-01-05 | 2008-07-17 | The Texas A & M University System | Storing information in a memory |
US7656706B2 (en) | 2007-01-05 | 2010-02-02 | The Texas A&M University System | Storing information in a memory |
US20090086880A1 (en) * | 2007-09-27 | 2009-04-02 | Sandisk Il Ltd | Counter using shift for enhanced endurance |
WO2009040786A1 (en) * | 2007-09-27 | 2009-04-02 | Sandisk Il Ltd. | Counter using memory cells being reset and shifted at the maximal count value |
US7573969B2 (en) | 2007-09-27 | 2009-08-11 | Sandisk Il Ltd. | Counter using shift for enhanced endurance |
JP2017028409A (en) * | 2015-07-17 | 2017-02-02 | 富士通セミコンダクター株式会社 | Nonvolatile counter circuit, memory control method and program |
Also Published As
Publication number | Publication date |
---|---|
US20070085713A1 (en) | 2007-04-19 |
US7271744B2 (en) | 2007-09-18 |
US7176824B2 (en) | 2007-02-13 |
EP1533905A2 (en) | 2005-05-25 |
EP1533905A3 (en) | 2006-11-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7271744B2 (en) | Imprint-free coding for ferroelectric nonvolatile counters | |
US5719888A (en) | Memory system | |
EP0646932B1 (en) | Circuit for decoding variable-length code, and system for decoding variable-length code which uses the circuit | |
KR950008443B1 (en) | Memory device including two-valved/n-valoed conversion unit | |
TW436799B (en) | Multi-bit memory device having error check and correction circuit and method for checking and correcting data errors therein | |
US8732560B2 (en) | Method and device for correction of ternary stored binary data | |
US7233265B2 (en) | Method and arrangement for data compression according to the LZ77 algorithm | |
EP1410509B1 (en) | Non-power-of-two gray-code counter system having binary incrementer with counts distributed with bilateral symmetry | |
US7369441B2 (en) | Sensing circuit for multi-level flash memory | |
JPS63276795A (en) | Variable length shift register | |
US7003067B1 (en) | High-speed synchronous counters with reduced logic complexity | |
US11430491B2 (en) | Device and method for reading data in memory | |
US5048023A (en) | Asymmetric soft-error resistant memory | |
US5416731A (en) | High-speed barrel shifter | |
US6836525B1 (en) | Method for establishing a gray code and related counter circuit | |
US6434588B1 (en) | Binary counter with low power consumption | |
US4451922A (en) | Transmission logic parity circuit | |
EP0667681B1 (en) | Parallel-to-serial conversion device and linear transformation device making use thereof | |
JPH0440700A (en) | Counter circuit | |
US6617986B2 (en) | Area efficient, sequential gray code to thermometer code decoder | |
US6891917B2 (en) | Shift register with reduced area and power consumption | |
US5339077A (en) | Comma code generator | |
US5642117A (en) | Process and apparatus for conversion of an N-bit digital data word into an analog voltage value | |
Gregori et al. | An error control code scheme for multilevel Flash memories | |
US4719592A (en) | Sequence generator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RAMTRON INTERNATIONAL, COLORADO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DU, XIAO HONG;YOUNG, DENNIS C.;REEL/FRAME:014739/0796 Effective date: 20031118 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SILICON VALLEY BANK, CALIFORNIA Free format text: SECURITY AGREEMENT;ASSIGNOR:RAMTRON INTERNATIONAL CORPORATION;REEL/FRAME:027905/0963 Effective date: 20120229 |
|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RAMTRON INTERNATIONAL CORPORATION;REEL/FRAME:029408/0437 Effective date: 20121203 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: RAMTRON INTERNATIONAL CORPORATION, COLORADO Free format text: RELEASE;ASSIGNOR:SILICON VALLEY BANK;REEL/FRAME:035198/0959 Effective date: 20120229 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:035240/0429 Effective date: 20150312 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |
|
AS | Assignment |
Owner name: MUFG UNION BANK, N.A., CALIFORNIA Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050896/0366 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:058002/0470 Effective date: 20150312 |
|
AS | Assignment |
Owner name: SPANSION LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MUFG UNION BANK, N.A.;REEL/FRAME:059410/0438 Effective date: 20200416 Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MUFG UNION BANK, N.A.;REEL/FRAME:059410/0438 Effective date: 20200416 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:059721/0467 Effective date: 20200315 |