US20050091480A1 - Computer system and method for executing interrupt instructions in operating modes - Google Patents
Computer system and method for executing interrupt instructions in operating modes Download PDFInfo
- Publication number
- US20050091480A1 US20050091480A1 US10/982,217 US98221704A US2005091480A1 US 20050091480 A1 US20050091480 A1 US 20050091480A1 US 98221704 A US98221704 A US 98221704A US 2005091480 A1 US2005091480 A1 US 2005091480A1
- Authority
- US
- United States
- Prior art keywords
- microprocessor
- instructions
- software
- software interrupt
- program
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
Definitions
- the present invention relates generally to a computer system including a given microprocessor specifically designed to operate in a virtual operating mode that allows a software program previously written for an earlier designed single programmed microprocessor to execute in a protected, paged, multi-tasking environment under a particularly designed host operating software program.
- the present invention relates more particularly to an improvement in the way in which the given microprocessor and its host operating software program handle software interrupt instructions (INTn instructions) using emulation software forming part of the host program in order to emulate the way in which those instructions would have been executed by the earlier microprocessor.
- INTn instructions software interrupt instructions
- the given microprocessor specifically refers to an improvement to Intel Corporation's 80386 and 80486TM microprocessor, hereinafter merely referred to as the 386 microprocessor since the invention is equally applicable to both.
- the earlier designed single programmed microprocessor refers to Intel Corporation's earlier designed single program 8086 microprocessor.
- the previously written software program refers to any of a number of different programs including specifically DOS programs that were previously written for the 8086 microprocessor.
- the host operating software program refers to any suitable host or central control operating system such as WINDOWSTM software by Microsoft or UNIXTM system software by AT&T, both written specifically for the given microprocessor so that the latter can operate in the virtual operating mode described above. While the present invention will be described hereinafter in relation to the Intel 386 (and 486TM) and 8086 microprocessors, the previously written DOS programs, and a WINDOWS or UNIX operating system, it is to be understood that the present invention is not limited to those particular microprocessors, to those previously written software programs, or to those particular central operating systems. With that understanding in mind, a brief history of the 8086 and the 386 microprocessors will immediately follow. A more detailed discussion of those microprocessors as they relate specifically to the present invention will be provided in the DETAILED DESCRIPTION
- Intel Corporation's earlier 8086 microprocessor was so highly successful that there were many software programs written for it.
- this microprocessor was to be the first of a series of subsequently improved microprocessors, it did have its limitations.
- Intel Corporation eventually developed its 386 microprocessor which, as stated previously, is capable of running a number of programs using a more sophisticated central operating system such as WINDOWS or UNIX.
- the 386 microprocessor was designed to operate in a virtual 8086 operating mode that allowed multiple software programs previously written for the earlier 8086 microprocessor to be used and specifically to execute in a protected, paged, multi-tasking environment under the more sophisticated central operating system, even though those earlier software programs were not intended to execute in that manner. There were just too many earlier programs to allow them to become obsolete. Therefore, whenever changes are made to successors of the 8086 microprocessor, compatibility with earlier 8086 software is always a consideration.
- One particular solution to this problem which has been proposed heretofore is to allow all of the INTn instructions to be executed by the software program itself in conjunction with the microprocessor and its host operating program without using the emulation software, that is, without trapping the INTn instructions in the host operating program's emulation software or emulator as it may be called.
- Applicants have found that this previous approach does save computing time generally (for the whole system) and emulation time in particular where the particular INTn instruction is simple, for example asking for the time, or even somewhat more complex, for example printing a character.
- Applicants have also discovered that for the more highly complex INTn instructions, for example reading a file, it is more efficient to allow those particular instructions to be trapped in and executed by the emulation software.
- a computer system including a given microprocessor, for example the 386 microprocessor, which is specifically designed to operate in a virtual operating mode that allows a software program, for example a DOS program previously written for an earlier designed single program microprocessor, for example the 8086 microprocessor, to execute in a protected, paged, multi-tasking environment under a particularly designed host operating software program, for example WINDOWS or UNIX.
- This system also includes means forming part of the given microprocessor and the host operating software program for executing INTn instructions using emulation software forming part of the host program in order to emulate the way in which the instructions would have been executed by the earlier microprocessor.
- the overall system is provided with a bit map including a series of bits, one for each of the INTn instructions. Each of these bits is placed in either an emulating first state or a non-emulating second state.
- Means are also provided for causing all of the INTn instructions associated with the emulating first state of the bit map to be executed by means of the emulation software while allowing all of the INTn instructions associated with the non-emulating second state of the bit map to be trapped in and executed by the previously written program in cooperation with the given software in the host operating software program, but not means of the emulation software.
- the present invention provides for taking some but not all of the INTn instructions out of the hands of the emulator. In that way, those INTn instructions to be emulated and those that are not to be emulated can be preselected depending upon the complexity of the particular instructions so as to minimize the overall time it takes to execute all of the instructions.
- FIG. 1 diagrammatically illustrates certain aspects of a prior art computer system including the earlier 8086 microprocessor
- FIG. 2 is a similar view of a computer system including the earlier 386 microprocessor, specifically illustrating the way in which it executes INTn instructions by means of emulation;
- FIG. 3 is diagrammatic illustration of a computer system which executes INTn instructions in accordance with the present invention.
- FIG. 4 is a flow diagram depicting the way in which the computer system illustrated in FIG. 3 executes INTn instructions in accordance with the present invention.
- FIG. 1 is a diagrammatic illustration of certain aspects of a prior art computer system including the earlier 8086 microprocessor.
- the overall computer system is generally indicated by the reference numeral 10 . While this particular system includes a number of components not illustrated, it is specifically shown including an 8086 microprocessor 12 having an INTn register 14 , a single DOS software program 16 and a number of I/O peripherals 18 , 20 and 22 , for example a monitor, a disk drive and a keyboard, respectively, although the present invention is not limited to these particular I/O devices.
- the INTn register 14 actually communicates with an address table (not shown) containing different execution addresses depending upon the particular INTn instruction in question. In system 10 there are 256 possible INTn instructions 0 - 255 , each being characterized by a specific operand (n) for indexing into the table. Examples of DOS interrupt vectors (n) include:
- system 24 includes the 386 microprocessor indicated at 26 and is capable of operating simultaneously on more than one software program including programs previously written for the 8086 microprocessor, although only one such program, for example, the DOS program 16 , is shown.
- the 386 microprocessor was designed to operate in a particular virtual operating mode, as stated previously, that is in an operating mode that allows 8086 programs, for example, DOS program 16 , to execute in a protected, paged, multi-tasking environment under a host operating system.
- system 24 includes an INTn register 34 corresponding in function to INTn register 14 . While not shown, system 24 would also include I/O peripherals such as those illustrated in FIG. 1 .
- System 36 includes a modified 386 microprocessor 26 ′, depicted in FIG. 3 as a 386′ microprocessor.
- This microprocessor like the 386 microprocessor shown in FIG. 2 , is specifically designed to operate in a virtual operating mode that allows multiple previously written 8086 software programs including, for example, DOS program 16 to execute in a protected, paged, multi-tasking environment under a particularly designed host operating software program 32 ′ having its own 8086 emulation software in the same manner as system 24 .
- System 36 is also shown including corresponding INTn register 34 and, while not shown, includes I/O peripherals in the same manner as system 10 .
- system 36 includes a bit map 38 containing a series of 256 bits, one for each of the 256 INTn instructions. Each bit is in either an emulating first state, designated for example by a one, or a non-emulating second state designated for example by a zero.
- Microprocessor 26 ′ and host operating software program 32 ′ are designed to cause all of the INTn instructions associated with the emulating first state to be executed by means of the emulation software while allowing all of the INTn instructions associated with the non-emulating second state to be executed by means of the previously written DOS program 16 in cooperation with the microprocessor and host operating software program, but not by means of the emulation software.
- Each of the other software programs corresponding to DOS program 16 may include its own bit map.
- Whether a particular bit within bit map 38 is in its emulating first state or its non-emulating second state is determined by the programmer and incorporated into the host operating software program. This determination is based on the complexity of each of the INTn instructions. As a general rule, those instructions that are so complex that they would take longer to execute outside the emulator, for example disk I/O, are allowed to trap within the emulator in the same manner as system 24 . On the other hand, the simpler INTn instructions can be executed outside the emulator faster than they can by means of emulation and therefore are executed by means of the previously written software system in cooperation with the microprocessor and host operating program. While this is generally the criteria for setting the various bits in bit map 38 , it should be apparent that the programmer could take into account other criteria. The point of the present invention is that the programmer is given this flexibility.
- FIG. 4 This figure depicts a flow chart of the way in which system 36 selectively handles INTn instructions in the manner described previously. In view of this particular flow chart and the teachings herein, one with ordinary skill in the art could readily practice the invention.
- FIG. 4 a flow chart is illustrated there, depicting the way in which computer system 36 shown in FIG. 3 handles INTn instructions in accordance with the present invention, while the flow chard should be self-explanatory, a brief description will be provided here.
- the first decision to be made for a particular INTn instruction is to determine from the bit map if “n” has been assigned a 1 or a 0. If “n” is a 1, then the instruction is executed by means of emulation and the process ends. If “n” is a 0, then the instruction is executed by the microprocessor (including its microcode) as in the 8086 processor and the process ends.
Abstract
A computer system is disclosed herein including a given microprocessor specifically designed to operate in a virtual operating mode that allows a software program previously written for an earlier designed single program microprocessor to execute in a protected, paged, multi-tasking environment under a particularly designed host operating software program. The system also includes means for executing software interrupt (INTn) instructions, using emulation software forming part of the host program in order to emulate the way in which these instructions would have been executed by the earlier microprocessor. As a unique improvement to this overall computer system, certain ones of the INTn instructions are executed by means of emulation software while others are executed by means of the previously written program in cooperation with the given microprocessor and its host operating software program.
Description
- The present invention relates generally to a computer system including a given microprocessor specifically designed to operate in a virtual operating mode that allows a software program previously written for an earlier designed single programmed microprocessor to execute in a protected, paged, multi-tasking environment under a particularly designed host operating software program. The present invention relates more particularly to an improvement in the way in which the given microprocessor and its host operating software program handle software interrupt instructions (INTn instructions) using emulation software forming part of the host program in order to emulate the way in which those instructions would have been executed by the earlier microprocessor.
- In the discussion immediately above, reference was made to a given microprocessor, to a previously written software program, to an earlier designed single program microprocessor, and to a particularly designed host operating software program. In the actual practice of the present invention, the given microprocessor specifically refers to an improvement to Intel Corporation's 80386 and 80486™ microprocessor, hereinafter merely referred to as the 386 microprocessor since the invention is equally applicable to both. The earlier designed single programmed microprocessor refers to Intel Corporation's earlier designed
single program 8086 microprocessor. The previously written software program refers to any of a number of different programs including specifically DOS programs that were previously written for the 8086 microprocessor. Finally, the host operating software program refers to any suitable host or central control operating system such as WINDOWS™ software by Microsoft or UNIX™ system software by AT&T, both written specifically for the given microprocessor so that the latter can operate in the virtual operating mode described above. While the present invention will be described hereinafter in relation to the Intel 386 (and 486™) and 8086 microprocessors, the previously written DOS programs, and a WINDOWS or UNIX operating system, it is to be understood that the present invention is not limited to those particular microprocessors, to those previously written software programs, or to those particular central operating systems. With that understanding in mind, a brief history of the 8086 and the 386 microprocessors will immediately follow. A more detailed discussion of those microprocessors as they relate specifically to the present invention will be provided in the DETAILED DESCRIPTION - It can be stated, without reservation, that Intel Corporation's earlier 8086 microprocessor was so highly successful that there were many software programs written for it. However, given that this microprocessor was to be the first of a series of subsequently improved microprocessors, it did have its limitations. One in particular, although it was not necessarily considered a limitation at the time, was the inability of the microprocessor to act on more than one software program at a time. This, of course, meant that the program itself did not have to execute in a protected, paged, multi-tasking environment. However, as the technology evolved, Intel Corporation eventually developed its 386 microprocessor which, as stated previously, is capable of running a number of programs using a more sophisticated central operating system such as WINDOWS or UNIX. At the same time, the 386 microprocessor was designed to operate in a virtual 8086 operating mode that allowed multiple software programs previously written for the earlier 8086 microprocessor to be used and specifically to execute in a protected, paged, multi-tasking environment under the more sophisticated central operating system, even though those earlier software programs were not intended to execute in that manner. There were just too many earlier programs to allow them to become obsolete. Therefore, whenever changes are made to successors of the 8086 microprocessor, compatibility with earlier 8086 software is always a consideration.
- While compatibility between Intel's present microprocessors and the earlier written software is, indeed, important, there are instances in which this objective compromises certain other operational aspects of the overall computer system. Such is the case in the execution of software interrupt instructions (INTn instructions). As will be discussed in more detail hereinafter, the present 386 microprocessor is designed to execute all INTn instructions using emulation software forming part of the host program in order to emulate the way in which these instructions would have executed by the earlier 8086 microprocessor. While the number of executions of these particular instructions is a relatively small percentage of the total instructions executed by means of emulation, they account for a relatively large amount of execution time. One particular solution to this problem which has been proposed heretofore is to allow all of the INTn instructions to be executed by the software program itself in conjunction with the microprocessor and its host operating program without using the emulation software, that is, without trapping the INTn instructions in the host operating program's emulation software or emulator as it may be called. Applicants have found that this previous approach does save computing time generally (for the whole system) and emulation time in particular where the particular INTn instruction is simple, for example asking for the time, or even somewhat more complex, for example printing a character. However, Applicants have also discovered that for the more highly complex INTn instructions, for example reading a file, it is more efficient to allow those particular instructions to be trapped in and executed by the emulation software.
- In view of the foregoing, it is a primary object of the present invention to actually reduce the time required to execute INTn instructions by a computer system of the type described above.
- As will be seen hereinafter, a computer system is disclosed herein including a given microprocessor, for example the 386 microprocessor, which is specifically designed to operate in a virtual operating mode that allows a software program, for example a DOS program previously written for an earlier designed single program microprocessor, for example the 8086 microprocessor, to execute in a protected, paged, multi-tasking environment under a particularly designed host operating software program, for example WINDOWS or UNIX. This system also includes means forming part of the given microprocessor and the host operating software program for executing INTn instructions using emulation software forming part of the host program in order to emulate the way in which the instructions would have been executed by the earlier microprocessor.
- In order to reduce the time it takes for the computer system generally and the emulation software in particular to execute INTn instructions during the virtual operating mode of the computer system, means are provided for causing certain ones of the INTn instructions to be executed by means of the emulation software while allowing certain others of the INTn instructions to be executed by means of the previously written program, but not by means of the emulation software. In the specific embodiment disclosed herein, the overall system is provided with a bit map including a series of bits, one for each of the INTn instructions. Each of these bits is placed in either an emulating first state or a non-emulating second state. Means are also provided for causing all of the INTn instructions associated with the emulating first state of the bit map to be executed by means of the emulation software while allowing all of the INTn instructions associated with the non-emulating second state of the bit map to be trapped in and executed by the previously written program in cooperation with the given software in the host operating software program, but not means of the emulation software. In other words, the present invention provides for taking some but not all of the INTn instructions out of the hands of the emulator. In that way, those INTn instructions to be emulated and those that are not to be emulated can be preselected depending upon the complexity of the particular instructions so as to minimize the overall time it takes to execute all of the instructions. This is to be contrasted first with computer system including the existing 386 microprocessor which executes all INTn instructions by means of emulation and second with the previously proposed modification to the 386 system which executes none of the INTn instructions by means of emulation. The present invention provides the best of both of these approaches as regards the execution of INTn instructions.
- The present invention will be described in more detail hereinafter in conjunction with the drawings, wherein:
-
FIG. 1 diagrammatically illustrates certain aspects of a prior art computer system including the earlier 8086 microprocessor; -
FIG. 2 is a similar view of a computer system including the earlier 386 microprocessor, specifically illustrating the way in which it executes INTn instructions by means of emulation; -
FIG. 3 is diagrammatic illustration of a computer system which executes INTn instructions in accordance with the present invention; and -
FIG. 4 is a flow diagram depicting the way in which the computer system illustrated inFIG. 3 executes INTn instructions in accordance with the present invention. - Turning now to the drawings, attention is first directed to
FIG. 1 which, as indicated above, is a diagrammatic illustration of certain aspects of a prior art computer system including the earlier 8086 microprocessor. The overall computer system is generally indicated by the reference numeral 10. While this particular system includes a number of components not illustrated, it is specifically shown including an 8086microprocessor 12 having an INTnregister 14, a singleDOS software program 16 and a number of I/O peripherals register 14 actually communicates with an address table (not shown) containing different execution addresses depending upon the particular INTn instruction in question. In system 10 there are 256 possible INTn instructions 0-255, each being characterized by a specific operand (n) for indexing into the table. Examples of DOS interrupt vectors (n) include: -
- MS-DOS terminate process,
- MS-DOS function dispatcher,
- MS-DOS terminate address
- MS-DOS Ctrl-C handler address,
- MS-DOS critical-error handler address,
- MS-DOS absolute disk read,
- MS-DOS absolute disk write,
- MS-DOS terminate and stay resident,
- MS-DOS idle interrupt,
- MS-DOS reserved,
- MS-DOS network redirector
- MS-DOS reserved
- MS-DOS multiplex interrupt
- MS-DOS reserved
- Having described computer system 10 thus far, attention is now directed to the way in which this system handles INTn instructions from
software program 16. Assume, for example, thatprogram 16 initiates INTn instruction INTn 21. The operand 21 is placed into theINTn register 14 which is used to index the address table which contains the beginning address of a particular execution routine associated with that instruction. This is done through the microprocessor hardware in conjunction with single DOS program. 16 - Turning now to
FIG. 2 , attention is directed to a more advanced computer system which is generally indicated by thereference numeral 24. Among other differences between this system and system 10,system 24 includes the 386 microprocessor indicated at 26 and is capable of operating simultaneously on more than one software program including programs previously written for the 8086 microprocessor, although only one such program, for example, theDOS program 16, is shown. As a result of this ability to operate on multiple software programs simultaneously, and the desire to use 8086 software, the 386 microprocessor was designed to operate in a particular virtual operating mode, as stated previously, that is in an operating mode that allows 8086 programs, for example,DOS program 16, to execute in a protected, paged, multi-tasking environment under a host operating system. As also stated previously, one such host or central operating system is the previously recited WINDOWS or UNIX program which is diagrammatically depicted at 32 inFIG. 2 . This program is written to include 8086 emulation software, hereinafter sometimes referred to merely as an emulator, for executing certain sensitive interrupt related instructions including specifically software interrupt instructions (INTn instructions) from the previously written program by means of the emulation software in order to emulate the way in which the instructions would have been executed by the earlier 8086 microprocessor. In this regard,system 24 includes anINTn register 34 corresponding in function toINTn register 14. While not shown,system 24 would also include I/O peripherals such as those illustrated inFIG. 1 . - With
computer system 24 described thus far, attention is now directed to the way in which the system handles interrupts in its virtual operating mode. Specifically, when a particular INTn instruction by one of the software programs being operated upon, for example,program 16, it is delivered to register 34. From there, the software interrupt instruction is trapped in the emulator ofhost operating program 32 and executed by means of the emulation software in order to emulate the way in which the instructions would have been executed by the earlier 8086microprocessor 12. All INTn instructions are executed in this way. This has been found to take a disproportionate amount of the emulators execution time considering the rather small number of INTn instructions being executed. An approach which has previously been proposed to solve this problem has been to eliminate all trappings of INTn instructions in the emulator. Thus, according to that proposal, all 256 INTn instructions are handled outside the emulator, that is, byDOS program 16 itself in conjunction withmicroprocessor 26 and the host operating program. - As indicated previously, while it is quite time consuming to trap and emulate all INTn instructions, it could be even more time consuming to allow
software program 16 and the other corresponding programs to execute all of the INTn instructions outside the emulator. Again, this is because some of the INTn instructions may be so complex as to require the software programs in conjunction with the microprocessor and host operating program to carry out additional subroutines not required by the emulator. As will be seen immediately below, the present invention eliminates the problem. - Turning now to
FIG. 3 , attention is directed to a further computer system 36 and specifically one which is designed in accordance with the present invention. System 36 includes a modified 386microprocessor 26′, depicted inFIG. 3 as a 386′ microprocessor. This microprocessor, like the 386 microprocessor shown inFIG. 2 , is specifically designed to operate in a virtual operating mode that allows multiple previously written 8086 software programs including, for example,DOS program 16 to execute in a protected, paged, multi-tasking environment under a particularly designed hostoperating software program 32′ having its own 8086 emulation software in the same manner assystem 24. System 36 is also shown including correspondingINTn register 34 and, while not shown, includes I/O peripherals in the same manner as system 10. In addition, system 36 includes abit map 38 containing a series of 256 bits, one for each of the 256 INTn instructions. Each bit is in either an emulating first state, designated for example by a one, or a non-emulating second state designated for example by a zero.Microprocessor 26′ and hostoperating software program 32′ are designed to cause all of the INTn instructions associated with the emulating first state to be executed by means of the emulation software while allowing all of the INTn instructions associated with the non-emulating second state to be executed by means of the previously writtenDOS program 16 in cooperation with the microprocessor and host operating software program, but not by means of the emulation software. Each of the other software programs corresponding toDOS program 16 may include its own bit map. - Whether a particular bit within
bit map 38 is in its emulating first state or its non-emulating second state is determined by the programmer and incorporated into the host operating software program. This determination is based on the complexity of each of the INTn instructions. As a general rule, those instructions that are so complex that they would take longer to execute outside the emulator, for example disk I/O, are allowed to trap within the emulator in the same manner assystem 24. On the other hand, the simpler INTn instructions can be executed outside the emulator faster than they can by means of emulation and therefore are executed by means of the previously written software system in cooperation with the microprocessor and host operating program. While this is generally the criteria for setting the various bits inbit map 38, it should be apparent that the programmer could take into account other criteria. The point of the present invention is that the programmer is given this flexibility. - Having described computer system 36 and the way in which it differs from
system 24 and the previous proposal for modifyingsystem 24, it is to be understood that the present invention is not limited to Intel Corporation's 386 microprocessor and its associated components, its 486™ microprocessor, or any related microprocessor, although the present invention is especially applicable to such microprocessors. Moreover, it should be apparent from the foregoing that the present invention relates specifically to the handling of INTn instructions and that only those features have been described. Obviously, each of the systems illustrated includes other components not pertinent to the present invention. Those components and any component not shown but necessary to the way in which the systems operate to handle INTn instructions would be obvious to one with ordinary skill in the art. - Having described the way in which computer system 36 handles INTn instructions and its advantages over the prior art and the previously proposed system, attention is directed to
FIG. 4 . This figure depicts a flow chart of the way in which system 36 selectively handles INTn instructions in the manner described previously. In view of this particular flow chart and the teachings herein, one with ordinary skill in the art could readily practice the invention. - Turning now to
FIG. 4 , a flow chart is illustrated there, depicting the way in which computer system 36 shown inFIG. 3 handles INTn instructions in accordance with the present invention, while the flow chard should be self-explanatory, a brief description will be provided here. As seen there, the first decision to be made for a particular INTn instruction is to determine from the bit map if “n” has been assigned a 1 or a 0. If “n” is a 1, then the instruction is executed by means of emulation and the process ends. If “n” is a 0, then the instruction is executed by the microprocessor (including its microcode) as in the 8086 processor and the process ends.
Claims (29)
1-4. (canceled)
5. A microprocessor comprising:
means for executing instructions including a software interrupt instruction; and
means for accessing a bit in a bitmap structure in response to said software interrupt instruction, said means for executing instructions to execute an interrupt emulation routine in response to said software interrupt instruction if said bit is in a first state and to execute a non-emulating interrupt handling routine in response to said software interrupt instruction if said bit is in a second state.
6. The microprocessor of claim 5 further comprising a software interrupt register, wherein said microprocessor is capable of determining an execution address based on a value of an operand to said software interrupt instruction which is stored in said software interrupt register.
7. The microprocessor of claim 5 wherein said microprocessor is capable of determining an execution address based on a value of an operand to said software interrupt instruction.
8. The microprocessor of claim 5 wherein said bitmap structure is associated with a task and wherein an operand of said software interrupt instruction indexes into said bitmap structure to designate handling of said software interrupt instruction.
9. A microprocessor comprising:
execution means for executing a software interrupt instruction having an operand (n) to designate one of a plurality of interrupts; and
means for causing certain ones of said plurality of interrupts to be handled by means of software emulation while allowing certain others of the plurality of interrupts to be executed by means of a previously written program and not by emulation.
10. The microprocessor of claim 9 further comprising a software interrupt register, wherein said microprocessor is capable of determining an execution address based on a value of an operand to said software interrupt instruction which is stored in said software interrupt register.
11. The microprocessor of claim 9 wherein said microprocessor is also capable of determining an execution address based on said operand.
12. The microprocessor of claim 9 wherein said means for causing includes logic to access a bitmap, wherein said bitmap is associated with a task and wherein said operand of said software interrupt instruction indexes into said bitmap to designate handling of said software interrupt instruction.
13. A microprocessor comprising:
an execution unit to execute instructions including a first software interrupt instruction, having a first operand specifying a first interrupt number; and
logic to access, in response to said first software interrupt instruction and said first interrupt number, a table including a bit corresponding to said first interrupt number, and in response to said bit being in a first state to execute an emulation routine and in response to said bit being in a second state to execute a non-emulating interrupt handling routine.
14. The microprocessor of claim 13 further comprising a first software interrupt register, wherein said microprocessor is also capable of determining an execution address based on said first interrupt number which is stored in said first software interrupt register.
15. The microprocessor of claim 13 wherein said microprocessor is also capable of determining an execution address based on a value of said first operand to said first software interrupt instruction.
16. The microprocessor of claim 15 wherein said microprocessor is designed to operate in a virtual operating mode that allows previously written programs to operate in a protected, paged, multi-tasking environment.
17. The microprocessor of claim 13 wherein said microprocessor is to operate in a virtual operating mode.
18. The microprocessor of claim 17 wherein said microprocessor is to execute in a protected, paged, multi-tasking environment.
19. The microprocessor of claim 13 wherein said table comprises a series of 256 bits, one for each of a set of 256 software interrupt instructions.
20. The microprocessor of claim 13 wherein said table is associated with a specific task.
21. The microprocessor of claim 20 wherein for each of a plurality of tasks, a different associated table is to be consulted by the microprocessor, and wherein said different associated table is indexed into based on said first operand of said first software interrupt instruction.
22. The microprocessor of claim 21 wherein said first software interrupt instruction is part of a program, and wherein if said bit is a logical ‘1’, then said microprocessor is to perform execution of an interrupt routine as in an 8086 microprocessor according to the program and wherein if said bit is a logical ‘0’, then said microprocessor is to trap said first software interrupt instruction for emulation.
23. The microprocessor of claim 20 wherein a plurality of DOS programs each has an associated table.
24. The microprocessor of claim 13 wherein said table is associated with a software program.
25. The microprocessor of claim 13 wherein said first software interrupt instruction is part of a program, and wherein if said bit is a logical ‘1’, then said microprocessor is to perform execution of an interrupt routine as in an 8086 microprocessor according to the program and wherein if said bit is a logical ‘0’, then said microprocessor is to trap said first software interrupt instruction for emulation.
26. The microprocessor of claim 13 wherein said first software interrupt instruction is part of a program, and wherein if said bit is a logical ‘1’, then said microprocessor is to perform execution of an interrupt routine according to the program and wherein if said bit is a logical ‘0’, then said microprocessor is to trap said first software interrupt instruction for emulation.
27. An article comprising a machine readable medium having stored thereon a plurality of instructions which, if executed by a microprocessor of a first type capable of executing a set of instructions executable on a microprocessor of a second type, cause said microprocessor of said first type to perform operations comprising:
an operating system, said operating system including a user programmable bit map including a series of mode bits corresponding to said set of instructions, said mode bits designating whether an instruction of said set of instructions is emulated when executed on said microprocessor of said first type, or executed on said microprocessor of said first type without emulation via said set of instructions executable on microprocessor of a second type, wherein a selection to emulate an instruction or to execute an instruction without emulation is programmable by a programmer.
28. The article of claim 27 , wherein said set of instructions includes interrupt instructions.
29. The article of claim 28 , wherein said microprocessor of said second type is an earlier designed microprocessor with respect to said microprocessor of said first type.
30. The article of claim 29 , further including an emulator for emulating execution of said set of instructions when executed on said microprocessor of said first type, as said instructions would be executed on said microprocessor of said second type.
31. The article of claim 30 , wherein said operating system is capable of performing multitasking operations.
32. The article of claim 31 , wherein said microprocessor of said first type is capable of executing in a virtual mode including a protected, paged, and multitasking environment, and wherein said microprocessor of said second type is unable to execute in said virtual mode.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/982,217 US20050091480A1 (en) | 1991-09-23 | 2004-11-05 | Computer system and method for executing interrupt instructions in operating modes |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US76398991A | 1991-09-23 | 1991-09-23 | |
US22905294A | 1994-04-18 | 1994-04-18 | |
US53430595A | 1995-09-27 | 1995-09-27 | |
US08/919,570 US6385718B1 (en) | 1991-09-23 | 1997-08-29 | Computer system and method for executing interrupt instructions in operating modes |
US10/094,498 US7010671B2 (en) | 1991-09-23 | 2002-03-07 | Computer system and method for executing interrupt instructions in two operating modes |
US10/982,217 US20050091480A1 (en) | 1991-09-23 | 2004-11-05 | Computer system and method for executing interrupt instructions in operating modes |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/094,498 Continuation US7010671B2 (en) | 1991-09-23 | 2002-03-07 | Computer system and method for executing interrupt instructions in two operating modes |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050091480A1 true US20050091480A1 (en) | 2005-04-28 |
Family
ID=25069380
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/919,570 Expired - Fee Related US6385718B1 (en) | 1991-09-23 | 1997-08-29 | Computer system and method for executing interrupt instructions in operating modes |
US10/094,498 Expired - Fee Related US7010671B2 (en) | 1991-09-23 | 2002-03-07 | Computer system and method for executing interrupt instructions in two operating modes |
US10/982,217 Abandoned US20050091480A1 (en) | 1991-09-23 | 2004-11-05 | Computer system and method for executing interrupt instructions in operating modes |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/919,570 Expired - Fee Related US6385718B1 (en) | 1991-09-23 | 1997-08-29 | Computer system and method for executing interrupt instructions in operating modes |
US10/094,498 Expired - Fee Related US7010671B2 (en) | 1991-09-23 | 2002-03-07 | Computer system and method for executing interrupt instructions in two operating modes |
Country Status (8)
Country | Link |
---|---|
US (3) | US6385718B1 (en) |
EP (1) | EP0534597B1 (en) |
JP (1) | JPH05216689A (en) |
KR (1) | KR930006542A (en) |
CN (2) | CN100351790C (en) |
AT (1) | ATE192246T1 (en) |
DE (1) | DE69230963T2 (en) |
SG (1) | SG52380A1 (en) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69230963T2 (en) | 1991-09-23 | 2000-12-07 | Intel Corp | Computer system with software interrupt commands, which operates selectively in a virtual mode |
US6093213A (en) * | 1995-10-06 | 2000-07-25 | Advanced Micro Devices, Inc. | Flexible implementation of a system management mode (SMM) in a processor |
US6253317B1 (en) * | 1997-01-09 | 2001-06-26 | Sun Microsystems, Inc. | Method and apparatus for providing and handling traps |
US6397242B1 (en) | 1998-05-15 | 2002-05-28 | Vmware, Inc. | Virtualization system including a virtual machine monitor for a computer with a segmented architecture |
US8631066B2 (en) | 1998-09-10 | 2014-01-14 | Vmware, Inc. | Mechanism for providing virtual machines for use by multiple users |
US7516453B1 (en) | 1998-10-26 | 2009-04-07 | Vmware, Inc. | Binary translator with precise exception synchronization mechanism |
US6775780B1 (en) * | 2000-03-16 | 2004-08-10 | Networks Associates Technology, Inc. | Detecting malicious software by analyzing patterns of system calls generated during emulation |
SE519869C2 (en) * | 2000-12-01 | 2003-04-15 | Saab Ab | Computer device and method for executing software of various criticality |
US6907519B2 (en) * | 2001-11-29 | 2005-06-14 | Hewlett-Packard Development Company, L.P. | Systems and methods for integrating emulated and native code |
US20040267998A1 (en) * | 2003-06-26 | 2004-12-30 | Zimmer Vincent J | Method to support legacy and native mode interrupts with multiplexed execution of legacy and native interrupt service |
GB2412192B (en) * | 2004-03-18 | 2007-08-29 | Advanced Risc Mach Ltd | Function calling mechanism |
CN101458748B (en) * | 2005-04-22 | 2011-12-07 | 微软公司 | Method for loading into kernel component to establish computing environment |
US7444449B2 (en) * | 2006-02-09 | 2008-10-28 | Sony Ericsson Mobile Communications Ab | Method, computer program product and computer system for controlling execution of an interruption routine |
DE102007015507B4 (en) * | 2007-03-30 | 2010-09-02 | Advanced Micro Devices, Inc., Sunnyvale | Processor with first and second modes of operation and method of operation |
CN102016812B (en) * | 2008-04-28 | 2014-06-11 | 惠普开发有限公司 | Virtual-interrupt-mode interface and method for virtualizing an interrupt mode |
US10521231B2 (en) * | 2010-06-24 | 2019-12-31 | International Business Machines Corporation | Function virtualization facility for blocking instruction function of a multi-function instruction of a virtual processor |
US9851969B2 (en) | 2010-06-24 | 2017-12-26 | International Business Machines Corporation | Function virtualization facility for function query of a processor |
RU2514142C1 (en) * | 2012-12-25 | 2014-04-27 | Закрытое акционерное общество "Лаборатория Касперского" | Method for enhancement of operational efficiency of hardware acceleration of application emulation |
Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4547849A (en) * | 1981-12-09 | 1985-10-15 | Glenn Louie | Interface between a microprocessor and a coprocessor |
US4580240A (en) * | 1981-12-15 | 1986-04-01 | Nippon Electric Co., Ltd. | Memory arrangement operable as a cache and a local memory |
US4739475A (en) * | 1983-09-20 | 1988-04-19 | Mensch Jr William D | Topography for sixteen bit CMOS microprocessor with eight bit emulation and abort capability |
US4761737A (en) * | 1986-01-16 | 1988-08-02 | International Business Machines Corporation | Method to automatically increase the segment size of unix files in a page segmented virtual memory data processing system |
US4812975A (en) * | 1983-07-11 | 1989-03-14 | Hitachi, Ltd. | Emulation method |
US4876639A (en) * | 1983-09-20 | 1989-10-24 | Mensch Jr William D | Method and circuitry for causing sixteen bit microprocessor to execute eight bit op codes to produce either internal sixteen bit operation or internal eight bit operation in accordance with an emulation bit |
US4875639A (en) * | 1988-07-26 | 1989-10-24 | Zebco Corporation | Depth setting device for a spinning reel |
US4926322A (en) * | 1987-08-03 | 1990-05-15 | Compag Computer Corporation | Software emulation of bank-switched memory using a virtual DOS monitor and paged memory management |
US4928237A (en) * | 1987-03-27 | 1990-05-22 | International Business Machines Corp. | Computer system having mode independent addressing |
US5003466A (en) * | 1987-02-06 | 1991-03-26 | At&T Bell Laboratories | Multiprocessing method and arrangement |
US5018062A (en) * | 1987-10-23 | 1991-05-21 | A.I. Architects, Inc. | Method and apparatus for overriding a ROM routine in response to a reset |
US5027273A (en) * | 1985-04-10 | 1991-06-25 | Microsoft Corporation | Method and operating system for executing programs in a multi-mode microprocessor |
US5027644A (en) * | 1990-03-09 | 1991-07-02 | Institute Of Gas Technology | Method and apparatus for injecting acoustic signals into live gas mains |
US5088033A (en) * | 1986-04-28 | 1992-02-11 | Xerox Corporation | Data processing system emulation in a window with a coprocessor and I/O emulation |
US5109329A (en) * | 1987-02-06 | 1992-04-28 | At&T Bell Laboratories | Multiprocessing method and arrangement |
US5117488A (en) * | 1987-11-04 | 1992-05-26 | Hitachi, Ltd. | Microprogram controlled microprocessor having a selectively expandable instruction code length including independent description of operand addressing and a type of operation for an operand by single instruction in a common coding scheme |
US5125087A (en) * | 1988-11-07 | 1992-06-23 | Microsoft Corporation | Method of resetting sequence of access to extended memory disrupted by interrupt processing in 80286 compatible system using code segment register |
US5132971A (en) * | 1987-02-06 | 1992-07-21 | Anritsu Corporation | In-circuit emulator |
US5282269A (en) * | 1985-09-27 | 1994-01-25 | Oce-Nederland B.V. | Raster image memory |
US5392408A (en) * | 1993-09-20 | 1995-02-21 | Apple Computer, Inc. | Address selective emulation routine pointer address mapping system |
US5406644A (en) * | 1987-03-24 | 1995-04-11 | Insignia Solutions, Inc. | Apparatus and method for emulating a computer instruction set using a jump table in the host computer |
US5432935A (en) * | 1990-11-27 | 1995-07-11 | Kabushiki Kaisha Toshiba | Emulation for executing a second language application program on a computer having a first language operating system |
US6385718B1 (en) * | 1991-09-23 | 2002-05-07 | Intel Corporation | Computer system and method for executing interrupt instructions in operating modes |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ATE134779T1 (en) * | 1987-06-12 | 1996-03-15 | Bmc Software Inc | SUPERVISOR METHOD FOR A COMPUTER OPERATING SYSTEM |
-
1992
- 1992-08-03 DE DE69230963T patent/DE69230963T2/en not_active Expired - Lifetime
- 1992-08-03 AT AT92307078T patent/ATE192246T1/en not_active IP Right Cessation
- 1992-08-03 EP EP92307078A patent/EP0534597B1/en not_active Expired - Lifetime
- 1992-08-03 SG SG1996003744A patent/SG52380A1/en unknown
- 1992-09-16 JP JP4270816A patent/JPH05216689A/en active Pending
- 1992-09-23 CN CNB031077935A patent/CN100351790C/en not_active Expired - Lifetime
- 1992-09-23 KR KR1019920017317A patent/KR930006542A/en not_active Application Discontinuation
- 1992-09-23 CN CN92110985A patent/CN1071270A/en active Pending
-
1997
- 1997-08-29 US US08/919,570 patent/US6385718B1/en not_active Expired - Fee Related
-
2002
- 2002-03-07 US US10/094,498 patent/US7010671B2/en not_active Expired - Fee Related
-
2004
- 2004-11-05 US US10/982,217 patent/US20050091480A1/en not_active Abandoned
Patent Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4547849A (en) * | 1981-12-09 | 1985-10-15 | Glenn Louie | Interface between a microprocessor and a coprocessor |
US4580240A (en) * | 1981-12-15 | 1986-04-01 | Nippon Electric Co., Ltd. | Memory arrangement operable as a cache and a local memory |
US4812975A (en) * | 1983-07-11 | 1989-03-14 | Hitachi, Ltd. | Emulation method |
US4739475A (en) * | 1983-09-20 | 1988-04-19 | Mensch Jr William D | Topography for sixteen bit CMOS microprocessor with eight bit emulation and abort capability |
US4876639A (en) * | 1983-09-20 | 1989-10-24 | Mensch Jr William D | Method and circuitry for causing sixteen bit microprocessor to execute eight bit op codes to produce either internal sixteen bit operation or internal eight bit operation in accordance with an emulation bit |
US5027273A (en) * | 1985-04-10 | 1991-06-25 | Microsoft Corporation | Method and operating system for executing programs in a multi-mode microprocessor |
US5282269A (en) * | 1985-09-27 | 1994-01-25 | Oce-Nederland B.V. | Raster image memory |
US4761737A (en) * | 1986-01-16 | 1988-08-02 | International Business Machines Corporation | Method to automatically increase the segment size of unix files in a page segmented virtual memory data processing system |
US5088033A (en) * | 1986-04-28 | 1992-02-11 | Xerox Corporation | Data processing system emulation in a window with a coprocessor and I/O emulation |
US5132971A (en) * | 1987-02-06 | 1992-07-21 | Anritsu Corporation | In-circuit emulator |
US5109329A (en) * | 1987-02-06 | 1992-04-28 | At&T Bell Laboratories | Multiprocessing method and arrangement |
US5003466A (en) * | 1987-02-06 | 1991-03-26 | At&T Bell Laboratories | Multiprocessing method and arrangement |
US5406644A (en) * | 1987-03-24 | 1995-04-11 | Insignia Solutions, Inc. | Apparatus and method for emulating a computer instruction set using a jump table in the host computer |
US4928237A (en) * | 1987-03-27 | 1990-05-22 | International Business Machines Corp. | Computer system having mode independent addressing |
US4926322A (en) * | 1987-08-03 | 1990-05-15 | Compag Computer Corporation | Software emulation of bank-switched memory using a virtual DOS monitor and paged memory management |
US5018062A (en) * | 1987-10-23 | 1991-05-21 | A.I. Architects, Inc. | Method and apparatus for overriding a ROM routine in response to a reset |
US5117488A (en) * | 1987-11-04 | 1992-05-26 | Hitachi, Ltd. | Microprogram controlled microprocessor having a selectively expandable instruction code length including independent description of operand addressing and a type of operation for an operand by single instruction in a common coding scheme |
US4875639A (en) * | 1988-07-26 | 1989-10-24 | Zebco Corporation | Depth setting device for a spinning reel |
US5125087A (en) * | 1988-11-07 | 1992-06-23 | Microsoft Corporation | Method of resetting sequence of access to extended memory disrupted by interrupt processing in 80286 compatible system using code segment register |
US5027644A (en) * | 1990-03-09 | 1991-07-02 | Institute Of Gas Technology | Method and apparatus for injecting acoustic signals into live gas mains |
US5432935A (en) * | 1990-11-27 | 1995-07-11 | Kabushiki Kaisha Toshiba | Emulation for executing a second language application program on a computer having a first language operating system |
US6385718B1 (en) * | 1991-09-23 | 2002-05-07 | Intel Corporation | Computer system and method for executing interrupt instructions in operating modes |
US7010671B2 (en) * | 1991-09-23 | 2006-03-07 | Intel Corporation | Computer system and method for executing interrupt instructions in two operating modes |
US5392408A (en) * | 1993-09-20 | 1995-02-21 | Apple Computer, Inc. | Address selective emulation routine pointer address mapping system |
Also Published As
Publication number | Publication date |
---|---|
ATE192246T1 (en) | 2000-05-15 |
US6385718B1 (en) | 2002-05-07 |
CN1514364A (en) | 2004-07-21 |
JPH05216689A (en) | 1993-08-27 |
KR930006542A (en) | 1993-04-21 |
CN100351790C (en) | 2007-11-28 |
CN1071270A (en) | 1993-04-21 |
DE69230963T2 (en) | 2000-12-07 |
EP0534597B1 (en) | 2000-04-26 |
DE69230963D1 (en) | 2000-05-31 |
SG52380A1 (en) | 1998-09-28 |
US7010671B2 (en) | 2006-03-07 |
US20020120434A1 (en) | 2002-08-29 |
EP0534597A3 (en) | 1993-12-01 |
EP0534597A2 (en) | 1993-03-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7010671B2 (en) | Computer system and method for executing interrupt instructions in two operating modes | |
US5161226A (en) | Microprocessor inverse processor state usage | |
US7685635B2 (en) | Systems and methods for multi-level intercept processing in a virtual machine environment | |
US4974159A (en) | Method of transferring control in a multitasking computer system | |
US4812975A (en) | Emulation method | |
US6021425A (en) | System and method for optimizing dispatch latency of tasks in a data processing system | |
US4912628A (en) | Suspending and resuming processing of tasks running in a virtual machine data processing system | |
US5701493A (en) | Exception handling method and apparatus in data processing systems | |
US4809168A (en) | Passive serialization in a multitasking environment | |
RU2265880C2 (en) | New processor mode for limiting functioning of guest software, executed at virtual machine, supported by virtual machine monitor | |
US5129064A (en) | System and method for simulating the I/O of a processing system | |
US6751737B1 (en) | Multiple protected mode execution environments using multiple register sets and meta-protected instructions | |
US5038281A (en) | Acceleration of system interrupts between operating systems in guest-host relationship | |
US20050132362A1 (en) | Virtual machine management using activity information | |
EP0783734B1 (en) | System and method for providing cooperative interrupts in a preemptive task scheduling environment | |
CA2060555A1 (en) | System and method for draining an instruction pipeline | |
EP0822486A2 (en) | Emulation of asynchronous signals using a branch mechanism | |
JPH04266125A (en) | Method for realizing instruction which can be erased on computer | |
US5003468A (en) | Guest machine execution control system for virutal machine system | |
JPS60225943A (en) | Exceptional interruption processing system | |
EP1410170B1 (en) | Logical substitution of processor control in an emulated computing environment | |
US20030110201A1 (en) | VLIW instruction control | |
JPS61184643A (en) | Starting control system for virtual computer | |
JPH05216690A (en) | Computer apparatus and computer-apparatus operating method | |
JPH0754470B2 (en) | Control method for virtual computer system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |