US20040256651A1 - Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts - Google Patents
Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts Download PDFInfo
- Publication number
- US20040256651A1 US20040256651A1 US10/896,547 US89654704A US2004256651A1 US 20040256651 A1 US20040256651 A1 US 20040256651A1 US 89654704 A US89654704 A US 89654704A US 2004256651 A1 US2004256651 A1 US 2004256651A1
- Authority
- US
- United States
- Prior art keywords
- oxide
- top oxide
- gate
- pad nitride
- array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
- H10B12/0383—Making the capacitor or connections thereto the capacitor being in a trench in the substrate wherein the transistor is vertical
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/488—Word lines
Definitions
- the present invention generally relates to the manufacture of integrated circuits (ICs) with vertical metal oxide semiconductor field effect transistors (MOSFETs) and, more particularly, to methods for forming a silicon dioxide layer over an array of vertical MOSFETs.
- the oxide layer serves to separate and electrically insulate the vertical devices from the overpassing interconnect wiring while allowing for self-aligned contacts to be made between the interconnects and the gates of the vertical MOSFETs.
- the thickness of the layer should be freely adjustable for flexibility in engineering its electrical and structural properties.
- the process sequence for forming the oxide layer should also permit the implementation of other features such as vertical gate pull-back and vertical gate nitride spacers.
- the process should also be extendible to shrinking feature sizes.
- the vertical MOSFETs and any underlying structures are formed with a pad nitride in place.
- the gate oxide and vertical gate polycrystalline silicon (polysilicon) conductor are formed, any materials deposited on the top of the pad nitride are removed with the polysilicon gate conductor protecting the structures inside the vertical device recess.
- the gate polysilicon could then be further planarized (e.g., using a chemical-mechanical polish (CMP)) down to the pad nitride, if desired.
- CMP chemical-mechanical polish
- the pad nitride is etched away selective to the polysilicon gate conductor and pad oxide which covers the silicon surface. Then, the Top Oxide is deposited. This oxide covers the polysilicon gate plugs that extend above the silicon surface and fills the spaces in between. This oxide is then CMP planarized or otherwise etched back to the tops of the polysilicon plugs.
- the resulting structure is a square edged oxide surrounding the gate polysilicon plugs. This square edge makes the process extendible to shrinking ground rules.
- the Top Oxide thickness is freely adjustable since it is determined solely by the pad nitride thickness that can be increased or decreased as needed.
- this method lends itself to additional process options such as a vertical gate pull-back, vertical gate nitride sidewall spacers, and a TTO nitride liner.
- the isolation trenches can be formed before the Top Oxide is deposited.
- the pad nitride is kept in place after the vertical devices have been formed and it is used for IT processing. This pad nitride is stripped after the ITs have been etched, filled, and planarized down to this pad nitride. After the pad nitride is stripped, the Top Oxide would be deposited and planarized down to the tops of the gate polysilicon plugs in a manner similar to that of the original sequence.
- FIGS. 1A and 1B are, respectively, a top view and a cross-sectional view showing the structure after depositing the TTO HDP;
- FIGS. 2A and 2B are, respectively, a top view and a cross-sectional view showing the etch of the excess HDP TTO to the TTO nitride liner;
- FIGS. 3A and 3B are, respectively, a top view and a cross-sectional view showing the formed gate
- FIGS. 4A and 4B are, respectively, a top view and a cross-sectional view showing the excess gate polysilicon and the TTO oxide on top of the pad nitride removed down to the surface the pad nitride;
- FIGS. 5A and 5B are, respectively, a top view and a cross-sectional view showing the pad nitride stripped from the top surface selective to the pad oxide and the polysilicon plugs extending above the silicon surface;
- FIGS. 6A and 6B are, respectively, a top view and a cross-sectional view showing the deposited Top Oxide which has been planarized down to the tops of the polysilicon plugs;
- FIG. 7 is a microphotograph providing a perspective view of the top surface and cross-section after the pad nitride has been stripped and before the Top Oxide deposition;
- FIG. 8 is a microphotograph of higher magnification showing a view of the cross-section after stripping the pad nitride
- FIG. 9 is a microphotograph showing the resulting structure of the Top Oxide Method according to the invention.
- FIG. 10 is a microphotograph showing the Top Oxide outside the array in an unpatterned region on the same chip shown in FIG. 9;
- FIG. 11 is a microphotograph of higher magnification showing the details of the Top Oxide structure in which the gate polysilicon plugs extend to the top surface of the Top Oxide so contact can be easily made to the interconnects which would be subsequently fabricated;
- FIGS. 12A and 12B are, respectively, a top view and an orthogonal cross-sectional view showing the structure corresponding to FIGS. 4A and 4B (after vertical device formation and gate polysilicon planarization down to the pad nitride) as the starting point for isolation trench (IT) formation using the pad nitride;
- FIGS. 13A and 13B are, respectively, a top view and an orthogonal cross-sectional view showing the isolation trenches after they have been etched, filled with oxide and planarized back to the top of the pad nitride; 22 )
- FIGS. 14A and 14B are, respectively, a top view and an orthogonal cross-sectional view showing the pad nitride stripped from the top surface selective to the pad oxide, the IT oxide, and the poly-Si plugs which extend above the silicon surface; and
- FIGS. 15A and 15B are, respectively, a top view and an orthogonal cross-sectional view showing the deposited Top Oxide that has been planarized to the tops of the polysilicon plugs.
- FIGS. 1A and 1B show, respectively, a top view and a cross-sectional view of a portion of a semiconductor structure which has been processed by previous conventional processing steps to produce a one-sided buried strap and collar in the device recess.
- a one-sided buried strap 11 and an oxide collar 12 are formed in device recesses 13 and 14 previously formed in the silicon substrate 10 .
- the High Density Plasma (HDP) Trench Top Oxide (TTO) 15 is deposited over the pad nitride 16 and the TTO nitride barrier liner 17 , the pad nitride 16 and the nitride barrier liner 17 covering the one-sided oxide collar in the device recesses having been formed in preceding processing steps.
- HDP High Density Plasma
- TTO Trench Top Oxide
- the TTO HDP oxide 15 is etched just enough to clear it from the sidewalls in the recesses 13 and 14 . This etch is done selectively to the nitride barrier liner 17 covering the remaining collar oxide 12 .
- the gate sacrificial oxide (sac ox) could also be removed during this etch step. Alternatively, it can be grown and stripped away later or skipped altogether.
- the nitride barrier liner from previous steps may or may not be removed after the oxide etch.
- FIGS. 3A and 3B show the gate formed as usual. This includes growing the gate oxide 19 and overfilling the recesses with amorphous silicon (a-Si) or polysilicon 18 . If needed, a sacrificial oxide could be grown and stripped away just prior to gate oxidation to prepare the vertical silicon surface for gate oxidation.
- a-Si amorphous silicon
- polysilicon 18 a sacrificial oxide
- FIGS. 4A and 4B show the excess gate a-Si or polysilicon and TTO oxide on top of the pad nitride removed down to the surface of the pad nitride 16 .
- Chemical-mechanical polishing (CMP), wet etching, dry etching, or some combination of these techniques may be used to remove the oxide.
- the pad nitride is stripped from the top surface selective to the pad oxide 20 and the polysilicon plugs 18 extending above the silicon surface.
- the polysilicon plugs 18 define the form for the subsequent oxide deposition. If desired, this form could be modified by additional processing steps such as an isotropic wet or dry silicon etch to reduce the size of the exposed top part of the plug. This would be done to facilitate the integration with subsequent processing (e.g., formation of the gate interconnects and formation of the source junction contacts).
- the Top Oxide 21 is deposited by HDP or some other oxide deposition technique.
- the oxide 21 fills the gaps between the polysilicon plugs 18 and can also cover them.
- CMP or a wet or dry etch-back removes the oxide from the tops of the plugs without over-etching too much outside of the array.
- the combination of HDP deposition and oxide CMP is the preferred implementation of this step.
- FIG. 7 is a scanning electron microscope (SEM) microphotograph showing a perspective view of the top surface and cross section of the device after the pad nitride has been stripped and before the Top Oxide deposition.
- FIG. 8 is a higher magnification SEM microphotograph showing a view of the cross-section after the pad nitride strip.
- FIG. 9 is a SEM microphotograph showing the resulting structure of the Top Oxide Method according to the invention.
- the top layer seen in the microphotograph is a chrome capping layer deposited for image enhancement.
- the SEM microphotograph shown in FIG. 10 shows the Top Oxide outside of the array in an unpatterned region on the same chip shown in FIG. 9.
- the microphotograph shows nearly the same oxide thickness in these unpatterned regions as is seen in the array. This indicates very little dishing of the HDP oxide across the chip. This capability of the HDP/CMP combination is the preferred implementation of the method.
- FIG. 11 shows the structural details of the Top Oxide according to the present invention.
- a silicon nitride capping layer used for image enhancement.
- the structure produced as shown in FIG. 11 is a square edged oxide surrounding the gate polysilicon plugs. It is primarily this square edge which makes the process according to the invention extendible to shrinking ground rules.
- the process is flexible since the Top Oxide thickness is determined by the thickness of the pad nitride that can be freely adjusted.
- the method of this invention lends itself to additional process options such as vertical gate pull-back, vertical gate nitride spacers, and a TTO nitride liner.
- FIGS. 12 to 15 there is shown an alternate sequence to the process according to the invention.
- the insulation trenches (ITs) are formed with the pad nitride in place and the Top Oxide is formed after IT processing.
- FIGS. 12A and 12B The starting point for this alternate sequence is where the isolation trenches have been formed with the pad nitride 16 still in place is that shown in FIGS. 12A and 12B.
- This structure corresponds exactly to that in FIGS. 4A and 4B (that is, after the vertical device has been fabricated and the gate polysilicon 18 has been planarized back to the pad nitride 16 ). All steps up to this point would be identical to those already described.
- FIGS. 13A and 13B illustrate the structure after the isolations trenches have been patterned lithographically, etched using silicon reactive ion etching (RIE), filled with oxide, and the IT oxide 22 has been CMP planarized back to the top of the pad nitride.
- RIE silicon reactive ion etching
- the pad nitride is stripped from the top surface selective to the pad oxide 20 , the IT oxide 22 , and the polysilicon plugs 18 that extend above the silicon surface.
- the polysilicon plugs 18 and the IT pattern define the pattern for the subsequent oxide deposition. If desired, this pattern could be adjusted by an additional process step such as an isotropic wet or dry silicon etch to reduce the size of the exposed top part of the polysilicon plugs 18 . This would be done to facilitate the integration with subsequent processing steps (e.g., formation of the gate interconnects and formation of the source junction contacts).
- the Top Oxide 21 is deposited by HDP oxide deposition or by some other oxide deposition technique.
- the oxide fills the gaps between the polysilicon plugs 18 and can also cover them. It also fills in the regions between the IT oxide 22 which also extends above the silicon surface.
- CMP or a wet or dry etch-back removes the oxide to the tops of the plugs 18 without over-etching too much outside of the array.
- the combination of HDP oxide deposition and oxide CMP is the preferred implementation of this step.
Abstract
Description
- This application is a divisional application of U.S. patent application Ser. No. 09/675,435, entitled EXTENDIBLE PROCESS FOR IMPROVED TOP OXIDE LAYER FOR DRAM ARRAY AND THE GATE INTERCONNECTS WHILE PROVIDING SELF-ALIGNED GATE CONTACTS, filed Sep. 29, 2000, the disclosure of which is hereby incorporated herein by reference.
- The present invention generally relates to the manufacture of integrated circuits (ICs) with vertical metal oxide semiconductor field effect transistors (MOSFETs) and, more particularly, to methods for forming a silicon dioxide layer over an array of vertical MOSFETs. The oxide layer serves to separate and electrically insulate the vertical devices from the overpassing interconnect wiring while allowing for self-aligned contacts to be made between the interconnects and the gates of the vertical MOSFETs.
- We propose a method (which we call the “Top Oxide Method”) for forming the oxide layer over an array of vertical transistors, as in a trench DRAM array, in which the access transistors are vertically stacked above the trench capacitors. An insulating layer is needed on top of the active silicon to reduce capacitive coupling between the passing interconnects and the underlying semiconductor components. It is also needed to provide a robust etch stop layer for the reactive ion etch (RIE) patterning of the subsequent interconnect level. Oxide is preferred over silicon nitride since it has a lower dielectric constant and since it allows for standard processing of the self-aligned source junction contacts. This insulating layer must also allow for electrical contact to be made between the passing interconnects and the vertical transistor gates. In addition, the thickness of the layer should be freely adjustable for flexibility in engineering its electrical and structural properties. The process sequence for forming the oxide layer should also permit the implementation of other features such as vertical gate pull-back and vertical gate nitride spacers. The process should also be extendible to shrinking feature sizes.
- It is an object of the present invention to provide a method (Top Oxide Method) for forming an insulating layer (Top Oxide) over a vertical device array that satisfies the criteria mentioned above.
- According to the method of this invention, the vertical MOSFETs and any underlying structures, such as deep trench capacitors, are formed with a pad nitride in place. Then, after the gate oxide and vertical gate polycrystalline silicon (polysilicon) conductor are formed, any materials deposited on the top of the pad nitride are removed with the polysilicon gate conductor protecting the structures inside the vertical device recess. The gate polysilicon could then be further planarized (e.g., using a chemical-mechanical polish (CMP)) down to the pad nitride, if desired. Once the top surface of the pad nitride is cleared and the gate polysilicon is planarized as desired, the pad nitride is etched away selective to the polysilicon gate conductor and pad oxide which covers the silicon surface. Then, the Top Oxide is deposited. This oxide covers the polysilicon gate plugs that extend above the silicon surface and fills the spaces in between. This oxide is then CMP planarized or otherwise etched back to the tops of the polysilicon plugs.
- The resulting structure is a square edged oxide surrounding the gate polysilicon plugs. This square edge makes the process extendible to shrinking ground rules. The Top Oxide thickness is freely adjustable since it is determined solely by the pad nitride thickness that can be increased or decreased as needed. In addition, this method lends itself to additional process options such as a vertical gate pull-back, vertical gate nitride sidewall spacers, and a TTO nitride liner.
- In an alternate sequence, the isolation trenches (ITs) can be formed before the Top Oxide is deposited. In this sequence, the pad nitride is kept in place after the vertical devices have been formed and it is used for IT processing. This pad nitride is stripped after the ITs have been etched, filled, and planarized down to this pad nitride. After the pad nitride is stripped, the Top Oxide would be deposited and planarized down to the tops of the gate polysilicon plugs in a manner similar to that of the original sequence.
- The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:
- FIGS. 1A and 1B are, respectively, a top view and a cross-sectional view showing the structure after depositing the TTO HDP;
- FIGS. 2A and 2B are, respectively, a top view and a cross-sectional view showing the etch of the excess HDP TTO to the TTO nitride liner;
- FIGS. 3A and 3B are, respectively, a top view and a cross-sectional view showing the formed gate;
- FIGS. 4A and 4B are, respectively, a top view and a cross-sectional view showing the excess gate polysilicon and the TTO oxide on top of the pad nitride removed down to the surface the pad nitride;
- FIGS. 5A and 5B are, respectively, a top view and a cross-sectional view showing the pad nitride stripped from the top surface selective to the pad oxide and the polysilicon plugs extending above the silicon surface;
- FIGS. 6A and 6B are, respectively, a top view and a cross-sectional view showing the deposited Top Oxide which has been planarized down to the tops of the polysilicon plugs;
- FIG. 7 is a microphotograph providing a perspective view of the top surface and cross-section after the pad nitride has been stripped and before the Top Oxide deposition;
- FIG. 8 is a microphotograph of higher magnification showing a view of the cross-section after stripping the pad nitride;
- FIG. 9 is a microphotograph showing the resulting structure of the Top Oxide Method according to the invention;
- FIG. 10 is a microphotograph showing the Top Oxide outside the array in an unpatterned region on the same chip shown in FIG. 9;
- FIG. 11 is a microphotograph of higher magnification showing the details of the Top Oxide structure in which the gate polysilicon plugs extend to the top surface of the Top Oxide so contact can be easily made to the interconnects which would be subsequently fabricated;
- FIGS. 12A and 12B are, respectively, a top view and an orthogonal cross-sectional view showing the structure corresponding to FIGS. 4A and 4B (after vertical device formation and gate polysilicon planarization down to the pad nitride) as the starting point for isolation trench (IT) formation using the pad nitride;
- FIGS. 13A and 13B are, respectively, a top view and an orthogonal cross-sectional view showing the isolation trenches after they have been etched, filled with oxide and planarized back to the top of the pad nitride;22) FIGS. 14A and 14B are, respectively, a top view and an orthogonal cross-sectional view showing the pad nitride stripped from the top surface selective to the pad oxide, the IT oxide, and the poly-Si plugs which extend above the silicon surface; and FIGS. 15A and 15B are, respectively, a top view and an orthogonal cross-sectional view showing the deposited Top Oxide that has been planarized to the tops of the polysilicon plugs.
- Referring now to the drawings, and more particularly to FIGS.1 to 6, there is shown the basic sequence and the resulting structure of this invention. FIGS. 1A and 1B show, respectively, a top view and a cross-sectional view of a portion of a semiconductor structure which has been processed by previous conventional processing steps to produce a one-sided buried strap and collar in the device recess. A one-sided buried
strap 11 and anoxide collar 12 are formed indevice recesses silicon substrate 10. After forming the one-sided buriedstrap 11 andcollar 12 in the device recesses, the High Density Plasma (HDP) Trench Top Oxide (TTO) 15 is deposited over thepad nitride 16 and the TTOnitride barrier liner 17, thepad nitride 16 and thenitride barrier liner 17 covering the one-sided oxide collar in the device recesses having been formed in preceding processing steps. - In FIGS. 2A and 2B, the
TTO HDP oxide 15 is etched just enough to clear it from the sidewalls in therecesses nitride barrier liner 17 covering the remainingcollar oxide 12. The gate sacrificial oxide (sac ox) could also be removed during this etch step. Alternatively, it can be grown and stripped away later or skipped altogether. The nitride barrier liner from previous steps may or may not be removed after the oxide etch. - FIGS. 3A and 3B show the gate formed as usual. This includes growing the
gate oxide 19 and overfilling the recesses with amorphous silicon (a-Si) orpolysilicon 18. If needed, a sacrificial oxide could be grown and stripped away just prior to gate oxidation to prepare the vertical silicon surface for gate oxidation. - FIGS. 4A and 4B show the excess gate a-Si or polysilicon and TTO oxide on top of the pad nitride removed down to the surface of the
pad nitride 16. Chemical-mechanical polishing (CMP), wet etching, dry etching, or some combination of these techniques may be used to remove the oxide. - In the next step, shown in FIGS. 5A and 5B, the pad nitride is stripped from the top surface selective to the
pad oxide 20 and the polysilicon plugs 18 extending above the silicon surface. The polysilicon plugs 18 define the form for the subsequent oxide deposition. If desired, this form could be modified by additional processing steps such as an isotropic wet or dry silicon etch to reduce the size of the exposed top part of the plug. This would be done to facilitate the integration with subsequent processing (e.g., formation of the gate interconnects and formation of the source junction contacts). - Finally, as shown in FIGS. 6A and 6B, the
Top Oxide 21 is deposited by HDP or some other oxide deposition technique. Theoxide 21 fills the gaps between the polysilicon plugs 18 and can also cover them. CMP or a wet or dry etch-back removes the oxide from the tops of the plugs without over-etching too much outside of the array. The combination of HDP deposition and oxide CMP is the preferred implementation of this step. - FIG. 7 is a scanning electron microscope (SEM) microphotograph showing a perspective view of the top surface and cross section of the device after the pad nitride has been stripped and before the Top Oxide deposition. FIG. 8 is a higher magnification SEM microphotograph showing a view of the cross-section after the pad nitride strip. FIG. 9 is a SEM microphotograph showing the resulting structure of the Top Oxide Method according to the invention. The top layer seen in the microphotograph is a chrome capping layer deposited for image enhancement. The SEM microphotograph shown in FIG. 10 shows the Top Oxide outside of the array in an unpatterned region on the same chip shown in FIG. 9. The microphotograph shows nearly the same oxide thickness in these unpatterned regions as is seen in the array. This indicates very little dishing of the HDP oxide across the chip. This capability of the HDP/CMP combination is the preferred implementation of the method.
- FIG. 11 shows the structural details of the Top Oxide according to the present invention. In this figure, there is a silicon nitride capping layer used for image enhancement. The structure produced as shown in FIG. 11 is a square edged oxide surrounding the gate polysilicon plugs. It is primarily this square edge which makes the process according to the invention extendible to shrinking ground rules. The process is flexible since the Top Oxide thickness is determined by the thickness of the pad nitride that can be freely adjusted. In addition, the method of this invention lends itself to additional process options such as vertical gate pull-back, vertical gate nitride spacers, and a TTO nitride liner.
- In FIGS.12 to 15, there is shown an alternate sequence to the process according to the invention. In this sequence, the insulation trenches (ITs) are formed with the pad nitride in place and the Top Oxide is formed after IT processing.
- The starting point for this alternate sequence is where the isolation trenches have been formed with the
pad nitride 16 still in place is that shown in FIGS. 12A and 12B. This structure corresponds exactly to that in FIGS. 4A and 4B (that is, after the vertical device has been fabricated and thegate polysilicon 18 has been planarized back to the pad nitride 16). All steps up to this point would be identical to those already described. - The next series of steps are the standard sequence for isolation trench (IT) formation. FIGS. 13A and 13B illustrate the structure after the isolations trenches have been patterned lithographically, etched using silicon reactive ion etching (RIE), filled with oxide, and the
IT oxide 22 has been CMP planarized back to the top of the pad nitride. - In the next step, shown in FIGS. 14A and 14B, the pad nitride is stripped from the top surface selective to the
pad oxide 20, theIT oxide 22, and the polysilicon plugs 18 that extend above the silicon surface. The polysilicon plugs 18 and the IT pattern define the pattern for the subsequent oxide deposition. If desired, this pattern could be adjusted by an additional process step such as an isotropic wet or dry silicon etch to reduce the size of the exposed top part of the polysilicon plugs 18. This would be done to facilitate the integration with subsequent processing steps (e.g., formation of the gate interconnects and formation of the source junction contacts). - Finally, as shown in FIGS. 15A and 15B, the
Top Oxide 21 is deposited by HDP oxide deposition or by some other oxide deposition technique. The oxide fills the gaps between the polysilicon plugs 18 and can also cover them. It also fills in the regions between theIT oxide 22 which also extends above the silicon surface. CMP or a wet or dry etch-back removes the oxide to the tops of theplugs 18 without over-etching too much outside of the array. The combination of HDP oxide deposition and oxide CMP is the preferred implementation of this step. - While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/896,547 US20040256651A1 (en) | 2000-09-29 | 2004-07-22 | Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/675,435 US6794242B1 (en) | 2000-09-29 | 2000-09-29 | Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts |
US10/896,547 US20040256651A1 (en) | 2000-09-29 | 2004-07-22 | Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/675,435 Division US6794242B1 (en) | 2000-09-29 | 2000-09-29 | Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040256651A1 true US20040256651A1 (en) | 2004-12-23 |
Family
ID=24710478
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/675,435 Expired - Lifetime US6794242B1 (en) | 2000-09-29 | 2000-09-29 | Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts |
US10/896,547 Abandoned US20040256651A1 (en) | 2000-09-29 | 2004-07-22 | Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/675,435 Expired - Lifetime US6794242B1 (en) | 2000-09-29 | 2000-09-29 | Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts |
Country Status (3)
Country | Link |
---|---|
US (2) | US6794242B1 (en) |
EP (1) | EP1320885A2 (en) |
WO (1) | WO2002029888A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080128797A1 (en) * | 2006-11-30 | 2008-06-05 | International Business Machines Corporation | Structure and method for multiple height finfet devices |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10200678B4 (en) * | 2002-01-10 | 2006-05-11 | Infineon Technologies Ag | A method of processing a substrate to form a structure |
US7273638B2 (en) * | 2003-01-07 | 2007-09-25 | International Business Machines Corp. | High density plasma oxidation |
US6887761B1 (en) * | 2004-03-17 | 2005-05-03 | International Business Machines Corporation | Vertical semiconductor devices |
TWI300975B (en) * | 2006-06-08 | 2008-09-11 | Nanya Technology Corp | Method for fabricating recessed-gate mos transistor device |
US8835250B2 (en) | 2012-09-13 | 2014-09-16 | International Business Machines Corporation | FinFET trench circuit |
US9312383B1 (en) | 2015-08-12 | 2016-04-12 | International Business Machines Corporation | Self-aligned contacts for vertical field effect transistors |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4672410A (en) * | 1984-07-12 | 1987-06-09 | Nippon Telegraph & Telephone | Semiconductor memory device with trench surrounding each memory cell |
US4967247A (en) * | 1987-12-10 | 1990-10-30 | Hitachi, Ltd | Vertical dynamic random access memory |
US4970580A (en) * | 1987-11-28 | 1990-11-13 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having protruding cell configuration |
US5166762A (en) * | 1990-01-20 | 1992-11-24 | Kabushiki Kaisha Toshiba | Dynamic RAM having 3-dimensional memory cell structure |
US5177576A (en) * | 1990-05-09 | 1993-01-05 | Hitachi, Ltd. | Dynamic random access memory having trench capacitors and vertical transistors |
US5365097A (en) * | 1992-10-05 | 1994-11-15 | International Business Machines Corporation | Vertical epitaxial SOI transistor, memory cell and fabrication methods |
US5561308A (en) * | 1994-01-18 | 1996-10-01 | Kabushiki Kaisha Toshiba | Semiconductor device including thin film transistor |
US5937292A (en) * | 1996-03-04 | 1999-08-10 | International Business Machines Corporation | Nitride cap formation in a DRAM trench capacitor |
US6061094A (en) * | 1997-11-12 | 2000-05-09 | U.S. Philips Corporation | Method and apparatus for scaling and reducing flicker with dynamic coefficient weighting |
US6090661A (en) * | 1998-03-19 | 2000-07-18 | Lsi Logic Corporation | Formation of novel DRAM cell capacitors by integration of capacitors with isolation trench sidewalls |
US6100131A (en) * | 1997-06-11 | 2000-08-08 | Siemens Aktiengesellschaft | Method of fabricating a random access memory cell |
US6262448B1 (en) * | 1999-04-30 | 2001-07-17 | Infineon Technologies North America Corp. | Memory cell having trench capacitor and vertical, dual-gated transistor |
US6288422B1 (en) * | 2000-03-31 | 2001-09-11 | International Business Machines Corporation | Structure and process for fabricating a 6F2 DRAM cell having vertical MOSFET and large trench capacitance |
US6573137B1 (en) * | 2000-06-23 | 2003-06-03 | International Business Machines Corporation | Single sided buried strap |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS622660A (en) | 1985-06-28 | 1987-01-08 | Nec Corp | Semiconductor device |
JPS63170955A (en) * | 1987-01-09 | 1988-07-14 | Sony Corp | Semiconductor storage device |
EP0333426B1 (en) | 1988-03-15 | 1996-07-10 | Kabushiki Kaisha Toshiba | Dynamic RAM |
US6091094A (en) * | 1998-06-11 | 2000-07-18 | Siemens Aktiengesellschaft | Vertical device formed adjacent to a wordline sidewall and method for semiconductor chips |
US6153902A (en) | 1999-08-16 | 2000-11-28 | International Business Machines Corporation | Vertical DRAM cell with wordline self-aligned to storage trench |
-
2000
- 2000-09-29 US US09/675,435 patent/US6794242B1/en not_active Expired - Lifetime
-
2001
- 2001-08-31 WO PCT/US2001/027366 patent/WO2002029888A2/en not_active Application Discontinuation
- 2001-08-31 EP EP01964532A patent/EP1320885A2/en not_active Withdrawn
-
2004
- 2004-07-22 US US10/896,547 patent/US20040256651A1/en not_active Abandoned
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4672410A (en) * | 1984-07-12 | 1987-06-09 | Nippon Telegraph & Telephone | Semiconductor memory device with trench surrounding each memory cell |
US4970580A (en) * | 1987-11-28 | 1990-11-13 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having protruding cell configuration |
US4967247A (en) * | 1987-12-10 | 1990-10-30 | Hitachi, Ltd | Vertical dynamic random access memory |
US5106775A (en) * | 1987-12-10 | 1992-04-21 | Hitachi, Ltd. | Process for manufacturing vertical dynamic random access memories |
US5166762A (en) * | 1990-01-20 | 1992-11-24 | Kabushiki Kaisha Toshiba | Dynamic RAM having 3-dimensional memory cell structure |
US5177576A (en) * | 1990-05-09 | 1993-01-05 | Hitachi, Ltd. | Dynamic random access memory having trench capacitors and vertical transistors |
US5365097A (en) * | 1992-10-05 | 1994-11-15 | International Business Machines Corporation | Vertical epitaxial SOI transistor, memory cell and fabrication methods |
US5561308A (en) * | 1994-01-18 | 1996-10-01 | Kabushiki Kaisha Toshiba | Semiconductor device including thin film transistor |
US5937292A (en) * | 1996-03-04 | 1999-08-10 | International Business Machines Corporation | Nitride cap formation in a DRAM trench capacitor |
US6100131A (en) * | 1997-06-11 | 2000-08-08 | Siemens Aktiengesellschaft | Method of fabricating a random access memory cell |
US6061094A (en) * | 1997-11-12 | 2000-05-09 | U.S. Philips Corporation | Method and apparatus for scaling and reducing flicker with dynamic coefficient weighting |
US6090661A (en) * | 1998-03-19 | 2000-07-18 | Lsi Logic Corporation | Formation of novel DRAM cell capacitors by integration of capacitors with isolation trench sidewalls |
US6262448B1 (en) * | 1999-04-30 | 2001-07-17 | Infineon Technologies North America Corp. | Memory cell having trench capacitor and vertical, dual-gated transistor |
US6288422B1 (en) * | 2000-03-31 | 2001-09-11 | International Business Machines Corporation | Structure and process for fabricating a 6F2 DRAM cell having vertical MOSFET and large trench capacitance |
US6573137B1 (en) * | 2000-06-23 | 2003-06-03 | International Business Machines Corporation | Single sided buried strap |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080128797A1 (en) * | 2006-11-30 | 2008-06-05 | International Business Machines Corporation | Structure and method for multiple height finfet devices |
Also Published As
Publication number | Publication date |
---|---|
WO2002029888A3 (en) | 2002-08-29 |
WO2002029888A2 (en) | 2002-04-11 |
US6794242B1 (en) | 2004-09-21 |
EP1320885A2 (en) | 2003-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6492245B1 (en) | Method of forming air gap isolation between a bit line contact structure and a capacitor under bit line structure | |
US6333274B2 (en) | Method of manufacturing a semiconductor device including a seamless shallow trench isolation step | |
US5933748A (en) | Shallow trench isolation process | |
US7871914B2 (en) | Methods of fabricating semiconductor devices with enlarged recessed gate electrodes | |
US6159839A (en) | Method for fabricating borderless and self-aligned polysilicon and metal contact landing plugs for multilevel interconnections | |
US5966615A (en) | Method of trench isolation using spacers to form isolation trenches with protected corners | |
US6780732B2 (en) | DRAM access transistor | |
US7045875B2 (en) | Semiconductor device with self-aligned junction contact hole and method of fabricating the same | |
US6319794B1 (en) | Structure and method for producing low leakage isolation devices | |
US5858829A (en) | Method for fabricating dynamic random access memory (DRAM) cells with minimum active cell areas using sidewall-spacer bit lines | |
US20050170593A1 (en) | Method for forming a FinFET by a damascene process | |
US6432774B2 (en) | Method of fabricating memory cell with trench capacitor and vertical transistor | |
US6063657A (en) | Method of forming a buried strap in a DRAM | |
JP3953981B2 (en) | Integrated circuit manufacturing method | |
JPH11145275A (en) | Shallow trench isolation structure and forming method thereof | |
US6110792A (en) | Method for making DRAM capacitor strap | |
US6509226B1 (en) | Process for protecting array top oxide | |
US8669152B2 (en) | Methods of manufacturing semiconductor devices | |
JP2000277708A (en) | Semiconductor device and its forming method | |
US6355529B2 (en) | Method of fabricating memory cell with vertical transistor | |
US5753551A (en) | Memory cell array with a self-aligned, buried bit line | |
US7391096B2 (en) | STI structure | |
US6872629B2 (en) | Method of forming a memory cell with a single sided buried strap | |
US6046088A (en) | Method for self-aligning polysilicon gates with field isolation and the resultant structure | |
US6794242B1 (en) | Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES NORTH AMERICA CORP., CALIFOR Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KNORR, ANDREAS;MALIK, RAJEEV;ARNOLD, NORBERT;REEL/FRAME:015624/0351;SIGNING DATES FROM 20001220 TO 20011019 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;REEL/FRAME:015679/0690 Effective date: 20050211 |
|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DYER, THOMAS W.;ECONOMIKOS, LAERTIS;HALLE, SCOTT;REEL/FRAME:015869/0640;SIGNING DATES FROM 20001218 TO 20001220 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |