US20040212406A1 - Clock divider and clock dividing method for a DLL circuit - Google Patents
Clock divider and clock dividing method for a DLL circuit Download PDFInfo
- Publication number
- US20040212406A1 US20040212406A1 US10/701,306 US70130603A US2004212406A1 US 20040212406 A1 US20040212406 A1 US 20040212406A1 US 70130603 A US70130603 A US 70130603A US 2004212406 A1 US2004212406 A1 US 2004212406A1
- Authority
- US
- United States
- Prior art keywords
- divider
- clock
- signal
- power
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims description 6
- 230000001360 synchronised effect Effects 0.000 claims abstract description 8
- 230000005540 biological transmission Effects 0.000 claims description 15
- 239000000872 buffer Substances 0.000 description 9
- 238000010586 diagram Methods 0.000 description 9
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000000630 rising effect Effects 0.000 description 3
- 238000007792 addition Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/667—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by switching the base during a counting cycle
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0802—Details of the phase-locked loop the loop being adapted for reducing power consumption
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
Definitions
- the present invention relates to a DLL (Delay Lock Loop) circuit, and more particularly to a clock divider and a clock dividing method for a DLL circuit which can reduce a power consumption when a synchronous memory device is kept in a power-down mode that corresponds to a low power consumption state.
- DLL Delay Lock Loop
- a DLL (Delay Lock Loop) circuit is a circuit which synchronizes a phase of an internal clock of the memory device with a phase of the externally inputted clock in order to control such a time delay.
- FIG. 1 is a block diagram of a general DLL circuit.
- the DLL circuit includes a clock buffer unit 100 for receiving an external clock signal, a clock divider 110 for dividing an output signal of the clock buffer unit 100 , a delay unit 130 and a delay model 150 for delaying an output signal of the clock divider 110 for a predetermined time, a phase comparator 120 for comparing a phase of an output signal of the delay model 150 with a phase of the output signal of the clock divider 110 , and a DLL signal driving unit 140 for receiving output signals of the delay unit 130 and outputting an internal clock signal used in the memory device.
- Clock buffers 101 and 102 of the clock buffer unit 100 are buffer circuits that convert a potential level of the externally inputted clock signals CLK and /CLK into a potential level used inside the memory device.
- the clock buffers of the memory device are activated by a clock enable signal CKE (not illustrated).
- the clock divider 110 receives and divides the output signal Rise_clk of the clock buffer 102 .
- the clock divider 110 divides the frequency of the clock signal Rise_clk into 1 ⁇ 2 M (here, M is the number of dividers), and outputs two output signals S 2 and S 3 .
- the output signal S 2 is an inverted signal of the output signal S 3 .
- the output signal S 2 of the clock divider 110 is applied to the phase comparator 120 after being delayed for a predetermined time through a third delay line and the delay model 150 .
- the delay model 150 is a dummy delay unit for compensating for a phase difference between the output signal S 3 and an output signal (i.e., feedback signal).
- the phase comparator 70 compares the phase of the output signal S 3 of the clock divider with the phase of the output signal (i.e., feedback signal) of the delay model 150 , and reduces the time difference between the two output signals.
- the output signal of the phase comparator 120 is applied to a shift controller of the delay unit. If the phase difference is 0, the shift controller outputs a DLL_lockb signal so that a shift register maintains its present state. On the contrary, if there exists any phase difference, the shift controller controls the shift register to adjust a delay time of the third delay line.
- An output signal SR of the shift controller makes the shift register shift to the right, and another output signal SL of the shift controller makes the shift register shift to the left.
- First and second delay lines delay output signals Rise_clk and Fall_clk of the clock buffers 101 and 102 for a predetermined time under the control of the shift controller, and provide corresponding output signals, i.e., an input rising clock irclk and an input falling clock ifclk.
- the first to third delay lines are composed of a logic circuit having a very short delay time to reduce a jitter.
- the first and second DLL signal drivers of the DLL signal driving unit 140 are buffers for providing DLL clock signals used in the memory device. Accordingly, output signals, i.e., a rising clock_dll rclk_dll and a falling clock_dll fclk_dll, of the first and second DLL signal drivers 140 are used as the internal clock signals.
- the DLL circuit compensates for the time difference between the externally inputted clock signal CLK and the internal clock signal. Accordingly, the output signals, i.e., the rising clock_dll rclk_dll and the falling clock_dll fclk_dll, of the first and second DLL signal drivers, which are the internal clock signals of the memory device, are synchronized with the external clock CLK through the DLL circuit.
- FIG. 2 illustrates a circuit diagram of the clock divider illustrated in FIG. 1.
- the clock divider 110 includes first to third dividers 200 , 201 and 220 , which are connected in series. That is, an output signal of the first divider 200 is applied to an input terminal of the second divider 210 , and an output signal of the second divider is applied to an input terminal of the third divider 220 .
- the signal S 1 corresponds to the signal Rise_clk in FIG. 1
- the signal S 2 is an inverted signal of the signal S 3 .
- the first divider outputs a clock signal A, which is obtained by dividing the frequency of the clock input signal S 1 into 1 ⁇ 2.
- the second divider outputs a clock signal B, which is obtained by dividing the frequency of the output signal A of the first divider into 1 ⁇ 2. Accordingly, the frequency of the output signal B of the second divider is 1 ⁇ 4 of the frequency of the clock input signal S 1 .
- the third divider outputs a clock signal C, which is obtained by dividing the frequency of the output signal B of the second divider into 1 ⁇ 2. Accordingly, the frequency of the output signal C of the third divider is 1 ⁇ 8 of the frequency of the clock input signal S 1 .
- This clock divider is called a 1 ⁇ 8-clock divider.
- the duty rates of the output signals of the first to third dividers are not-identical, but the duty rates can be modified if needed.
- the respective divider circuit of FIG. 2 is composed of NAND gates, but many modifications thereof can be made by those skilled in the art.
- FIG. 3 is a timing diagram of the clock divider illustrated in FIG. 2.
- the period of the clock signal S 1 applied to the first divider is tCK.
- the frequency of the output signal A of the first divider is 1 ⁇ 2 of the frequency of the clock signal S 1
- the width of the high-level pulse signal is the same as the period of the clock signal S 1 .
- the 1 ⁇ 8-clock divider outputs an output signal S 2 of which the width of a low-level pulse signal is tCK.
- the output signals S 2 and S 3 of the conventional clock divider are not controlled by an externally inputted clock enable signal CKE, and thus they are processed irrespective of the state of the memory device.
- the output waveform of the clock divider becomes the same as that in a non-power-down mode of the memory device.
- the DLL circuit consumes the same amount of current as that in the non-power-down mode even though the memory device is in the power-down mode.
- the conventional DLL circuit has the drawbacks that even if the memory device is in the power-down mode, the DLL circuit generates the internal clock signal, which is to be used inside the memory device, in the same manner as in the non-power-down mode, and this causes an unnecessary current consumption.
- an object of the present invention is to provide a clock divider for a DLL circuit which can reduce the power consumption by reducing the number of times of phase comparison in the DLL circuit when a memory device is in a power-down mode.
- a clock divider for a DLL (Delay Lock Loop) circuit which can reduce the number of times of phase comparison in a phase comparator by dividing an external input clock into 1 ⁇ 2 (M ⁇ 1) (where, M is the number of dividers) in the case that a memory device is in a non-power-down mode and by dividing the external input clock into 1 ⁇ 2 M in the case that the memory device is in a power-down mode.
- a clock divider for a DLL circuit comprising M dividers connected in series, and a power-down controller for receiving an output signal of the (M ⁇ 1)-th divider and an output signal of the M-th divider and selectively outputting the output signals, wherein the respective dividers divide a frequency of a clock signal inputted to the respective dividers into 1 ⁇ 2, and the output signal of the power-down controller has a frequency obtained by dividing the frequency of the clock signal inputted to the first divider into 1 ⁇ 2 M or 1 ⁇ 2 (M ⁇ 1) in accordance with a logic level of a control signal.
- the output signal of the power-down controller becomes the output of the (M ⁇ 1)-th divider, and if the logic level of the control signal is a second state (low level), the output signal of the power-down controller becomes the output of the M-th divider.
- a pulse width of a high-level state of the output signal of the first divider is the same as a period of the input signal of the first divider, and a pulse width of a low-level state of output signals of the second to M-th dividers is the same as the period of the input signal of the first divider.
- a clock dividing method for a DLL circuit of a synchronous memory device for synchronization of an external input clock with an internal input clock comprising the steps of selectively outputting an output signal of a (M ⁇ 1)-th divider and an output signal of an M-th divider among M dividers, connected in series, for respectively dividing a frequency of the input clock signal into 1 ⁇ 2.
- FIG. 1 is a block diagram of a general DLL circuit
- FIG. 2 is a circuit diagram of a clock divider illustrated in FIG. 1;
- FIG. 3 is a timing diagram of the clock divider illustrated in FIG. 2;
- FIG. 4 is a circuit diagram of a clock divider according to the present invention.
- FIG. 5 is a timing diagram of the clock divider illustrated in FIG. 4.
- FIG. 4 is a circuit diagram of a clock divider according to the present invention.
- the clock divider for a DLL circuit includes first to fourth dividers 400 , 410 , 420 and 430 and a power-down controller 500 .
- the first to fourth dividers have the same construction using NAND gates.
- diverse modifications of the clock divider can be made by those skilled in the art.
- the first divider 400 divides an input signal S 1 , and outputs a clock signal A having a frequency that is 1 ⁇ 2 of the frequency of the input signal. That is, the period of the output clock signal of the first divider is twice the period of the input clock signal of the first divider. Accordingly, the pulse width of the high-level state of the output signal of the first divider is the same as the period of the input clock signal of the first divider.
- the second divider 410 divides the input clock signal A, and outputs a clock signal B having a frequency that is 1 ⁇ 2 of the frequency of the input clock signal. That is, the period of the output clock signal of the second divider is twice the period of the input clock signal of the second divider. As illustrated in FIGS. 4 and 5, the pulse width of the low-level state of the output signal of the second divider is the same as the period of the input clock signal of the first divider.
- the third divider 420 divides the input clock signal B, and outputs a clock signal C having a frequency that is 1 ⁇ 2 of the frequency of the input clock signal. That is, the period of the output clock signal of the third divider is twice the period of the input clock signal of the third divider. As illustrated in FIGS. 4 and 5, the pulse width of the low-level state of the output signal of the third divider is the same as the period of the input clock signal of the first divider.
- the fourth divider 430 divides the input clock signal C, and outputs a clock signal D having a frequency that is 1 ⁇ 2 of the frequency of the input clock signal. That is, the period of the output clock signal of the fourth divider is twice the period of the input clock signal of the fourth divider. As illustrated in FIGS. 4 and 5, the pulse width of the low-level state of the output signal of the fourth divider is the same as the period of the input clock signal of the first divider.
- the power-down controller 500 receives the output clock signals of the third and fourth dividers 420 and 430 , and selects and outputs one of the output clock signals of the third and fourth dividers according to the logic level of the clock enable signal CKE that is the control signal.
- the power-down controller comprises two transmission gates 510 and 520 .
- Each transmission gate is composed of a PMOS transistor and an NMOS transistor connected in parallel.
- the on/off operation of the transmission gate is controlled by the clock enable signal CKE. If one transmission gate is turned on, the other transmission gate is turned off.
- the output clock signal of the third divider is applied to the transmission gate 510
- the output clock signal of the fourth divider is applied to the transmission gate 520 . If the clock enable signal CKE that is the control signal is in a high level, the transmission gate 510 is turned on, and if the clock enable signal CKE is in a low level, the transmission gate 520 is turned on.
- the waveform of the output signal S 3 of the power-down controller is the same as the waveform of the output clock signal C of the third divider.
- the waveform of the output signal S 3 of the power-down controller is the same as the waveform of the output clock signal D of the fourth divider.
- the clock divider comprises four dividers and a power-down controller.
- the number of dividers may be increased to more than 5, or may be decreased to 2 or 3 as needed.
- the clock divider for a DLL circuit can selectively output one of the output clock signal C of the third divider and the output clock signal D of the fourth divider according to the clock enable signal that is the control signal. Accordingly, by applying the clock divider according to the present invention to a DLL circuit, the output signal of the third divider is selected in the same manner as the conventional clock divider in the case that the memory device is in the non-power-down mode, but the output signal of the fourth divider is selected in the case that the memory device is in the power-down mode in which the power consumption of the memory device is reduced, thereby reducing the current loss of the DLL circuit.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Pulse Circuits (AREA)
- Manipulation Of Pulses (AREA)
Abstract
A clock divider for a DLL circuit can reduce the power consumption by reducing the number of times of phase comparison in the DLL circuit when a synchronous memory device is in a power-down mode. The clock divider includes M dividers connected in series, and a power-down controller for receiving an output signal of the (M−1)-th divider and an output signal of the M-th divider and selectively outputting the output signals. The respective dividers divide a frequency of a clock signal inputted to the respective dividers into ½, and the output signal of the power-down controller has a frequency obtained by dividing the frequency of the clock signal inputted to the first divider into ½M or ½(M−1) in accordance with a logic level of a control signal. The output signal of the third divider is selected in the same manner as the conventional clock divider in the case that the memory device is in a non-power-down mode, but the output signal of the fourth divider is selected in the case that the memory device is in the power-down mode in which the power consumption of the memory device is reduced, thereby reducing the current loss of the DLL circuit.
Description
- 1. Field of the Invention
- The present invention relates to a DLL (Delay Lock Loop) circuit, and more particularly to a clock divider and a clock dividing method for a DLL circuit which can reduce a power consumption when a synchronous memory device is kept in a power-down mode that corresponds to a low power consumption state.
- 2. Description of the Prior Art
- As generally known in the art, in a synchronous memory device (hereinafter referred to as a memory device), an internal clock signal is used in order to adjust an operation timing of the memory device and to prevent malfunction of the memory device. In the case that an externally inputted clock is used inside a typical memory device, a time delay occurs. A DLL (Delay Lock Loop) circuit is a circuit which synchronizes a phase of an internal clock of the memory device with a phase of the externally inputted clock in order to control such a time delay.
- FIG. 1 is a block diagram of a general DLL circuit.
- As illustrated in FIG. 1, the DLL circuit includes a
clock buffer unit 100 for receiving an external clock signal, aclock divider 110 for dividing an output signal of theclock buffer unit 100, adelay unit 130 and adelay model 150 for delaying an output signal of theclock divider 110 for a predetermined time, aphase comparator 120 for comparing a phase of an output signal of thedelay model 150 with a phase of the output signal of theclock divider 110, and a DLLsignal driving unit 140 for receiving output signals of thedelay unit 130 and outputting an internal clock signal used in the memory device. -
Clock buffers clock buffer unit 100 are buffer circuits that convert a potential level of the externally inputted clock signals CLK and /CLK into a potential level used inside the memory device. Generally, the clock buffers of the memory device are activated by a clock enable signal CKE (not illustrated). - The
clock divider 110 receives and divides the output signal Rise_clk of theclock buffer 102. Theclock divider 110 divides the frequency of the clock signal Rise_clk into ½M (here, M is the number of dividers), and outputs two output signals S2 and S3. The output signal S2 is an inverted signal of the output signal S3. The output signal S2 of theclock divider 110 is applied to thephase comparator 120 after being delayed for a predetermined time through a third delay line and thedelay model 150. For reference, thedelay model 150 is a dummy delay unit for compensating for a phase difference between the output signal S3 and an output signal (i.e., feedback signal). - The phase comparator70 compares the phase of the output signal S3 of the clock divider with the phase of the output signal (i.e., feedback signal) of the
delay model 150, and reduces the time difference between the two output signals. - The output signal of the
phase comparator 120 is applied to a shift controller of the delay unit. If the phase difference is 0, the shift controller outputs a DLL_lockb signal so that a shift register maintains its present state. On the contrary, if there exists any phase difference, the shift controller controls the shift register to adjust a delay time of the third delay line. An output signal SR of the shift controller makes the shift register shift to the right, and another output signal SL of the shift controller makes the shift register shift to the left. First and second delay lines delay output signals Rise_clk and Fall_clk of theclock buffers - The first and second DLL signal drivers of the DLL
signal driving unit 140 are buffers for providing DLL clock signals used in the memory device. Accordingly, output signals, i.e., a rising clock_dll rclk_dll and a falling clock_dll fclk_dll, of the first and secondDLL signal drivers 140 are used as the internal clock signals. - The DLL circuit compensates for the time difference between the externally inputted clock signal CLK and the internal clock signal. Accordingly, the output signals, i.e., the rising clock_dll rclk_dll and the falling clock_dll fclk_dll, of the first and second DLL signal drivers, which are the internal clock signals of the memory device, are synchronized with the external clock CLK through the DLL circuit.
- FIG. 2 illustrates a circuit diagram of the clock divider illustrated in FIG. 1.
- The
clock divider 110 includes first tothird dividers first divider 200 is applied to an input terminal of thesecond divider 210, and an output signal of the second divider is applied to an input terminal of thethird divider 220. In FIG. 2, the signal S1 corresponds to the signal Rise_clk in FIG. 1, and the signal S2 is an inverted signal of the signal S3. - The first divider outputs a clock signal A, which is obtained by dividing the frequency of the clock input signal S1 into ½. The second divider outputs a clock signal B, which is obtained by dividing the frequency of the output signal A of the first divider into ½. Accordingly, the frequency of the output signal B of the second divider is ¼ of the frequency of the clock input signal S1. The third divider outputs a clock signal C, which is obtained by dividing the frequency of the output signal B of the second divider into ½. Accordingly, the frequency of the output signal C of the third divider is ⅛ of the frequency of the clock input signal S1. This clock divider is called a ⅛-clock divider. As shown in FIG. 3, the duty rates of the output signals of the first to third dividers are not-identical, but the duty rates can be modified if needed.
- The respective divider circuit of FIG. 2 is composed of NAND gates, but many modifications thereof can be made by those skilled in the art.
- FIG. 3 is a timing diagram of the clock divider illustrated in FIG. 2.
- As show in FIG. 3, the period of the clock signal S1 applied to the first divider is tCK. The frequency of the output signal A of the first divider is ½ of the frequency of the clock signal S1, and the width of the high-level pulse signal is the same as the period of the clock signal S1. Also, the ⅛-clock divider outputs an output signal S2 of which the width of a low-level pulse signal is tCK. As show in FIG. 3, the output signals S2 and S3 of the conventional clock divider are not controlled by an externally inputted clock enable signal CKE, and thus they are processed irrespective of the state of the memory device. Accordingly, even in the case of a power-down mode in which the power consumption of the memory device is reduced, the output waveform of the clock divider becomes the same as that in a non-power-down mode of the memory device. For this reason, the DLL circuit consumes the same amount of current as that in the non-power-down mode even though the memory device is in the power-down mode.
- Generally, in the case that the memory device is in the power-down mode, the power supply of the memory device is stabilized. Thus, it does not cause big problem even if the number of times of phase comparison is reduced in the power-down mode in comparison to that in the non-power-down mode.
- As described above, the conventional DLL circuit has the drawbacks that even if the memory device is in the power-down mode, the DLL circuit generates the internal clock signal, which is to be used inside the memory device, in the same manner as in the non-power-down mode, and this causes an unnecessary current consumption.
- Accordingly, the present invention has been made to solve the above-mentioned problems occurring in the prior art, and an object of the present invention is to provide a clock divider for a DLL circuit which can reduce the power consumption by reducing the number of times of phase comparison in the DLL circuit when a memory device is in a power-down mode.
- In order to accomplish this object, there is provided a clock divider for a DLL (Delay Lock Loop) circuit which can reduce the number of times of phase comparison in a phase comparator by dividing an external input clock into ½(M−1) (where, M is the number of dividers) in the case that a memory device is in a non-power-down mode and by dividing the external input clock into ½M in the case that the memory device is in a power-down mode.
- In one aspect of the present invention, there is provided a clock divider for a DLL circuit comprising M dividers connected in series, and a power-down controller for receiving an output signal of the (M−1)-th divider and an output signal of the M-th divider and selectively outputting the output signals, wherein the respective dividers divide a frequency of a clock signal inputted to the respective dividers into ½, and the output signal of the power-down controller has a frequency obtained by dividing the frequency of the clock signal inputted to the first divider into ½M or ½(M−1) in accordance with a logic level of a control signal.
- In the present invention, if the logic level of the control signal is a first state (high level), the output signal of the power-down controller becomes the output of the (M−1)-th divider, and if the logic level of the control signal is a second state (low level), the output signal of the power-down controller becomes the output of the M-th divider.
- In the present invention, a pulse width of a high-level state of the output signal of the first divider is the same as a period of the input signal of the first divider, and a pulse width of a low-level state of output signals of the second to M-th dividers is the same as the period of the input signal of the first divider.
- In another aspect of the present invention, there is provided a clock dividing method for a DLL circuit of a synchronous memory device for synchronization of an external input clock with an internal input clock, the method comprising the steps of selectively outputting an output signal of a (M−1)-th divider and an output signal of an M-th divider among M dividers, connected in series, for respectively dividing a frequency of the input clock signal into ½.
- The above and other objects, features and advantages of the present invention will be more apparent from the following detailed description taken in conjunction with the accompanying drawings, in which:
- FIG. 1 is a block diagram of a general DLL circuit;
- FIG. 2 is a circuit diagram of a clock divider illustrated in FIG. 1;
- FIG. 3 is a timing diagram of the clock divider illustrated in FIG. 2;
- FIG. 4 is a circuit diagram of a clock divider according to the present invention; and
- FIG. 5 is a timing diagram of the clock divider illustrated in FIG. 4.
- Hereinafter, a preferred embodiment of the present invention will be described with reference to the accompanying drawings. In the following description and drawings, the same reference numerals are used to designate the same or similar components, and so repetition of the description on the same or similar components will be omitted.
- FIG. 4 is a circuit diagram of a clock divider according to the present invention.
- As illustrated in FIG. 4, the clock divider for a DLL circuit according to the present invention includes first to
fourth dividers down controller 500. - The first to fourth dividers have the same construction using NAND gates. For reference, diverse modifications of the clock divider can be made by those skilled in the art.
- As shown in FIGS. 4 and 5, the
first divider 400 divides an input signal S1, and outputs a clock signal A having a frequency that is ½ of the frequency of the input signal. That is, the period of the output clock signal of the first divider is twice the period of the input clock signal of the first divider. Accordingly, the pulse width of the high-level state of the output signal of the first divider is the same as the period of the input clock signal of the first divider. - The
second divider 410 divides the input clock signal A, and outputs a clock signal B having a frequency that is ½ of the frequency of the input clock signal. That is, the period of the output clock signal of the second divider is twice the period of the input clock signal of the second divider. As illustrated in FIGS. 4 and 5, the pulse width of the low-level state of the output signal of the second divider is the same as the period of the input clock signal of the first divider. - The
third divider 420 divides the input clock signal B, and outputs a clock signal C having a frequency that is ½ of the frequency of the input clock signal. That is, the period of the output clock signal of the third divider is twice the period of the input clock signal of the third divider. As illustrated in FIGS. 4 and 5, the pulse width of the low-level state of the output signal of the third divider is the same as the period of the input clock signal of the first divider. - The
fourth divider 430 divides the input clock signal C, and outputs a clock signal D having a frequency that is ½ of the frequency of the input clock signal. That is, the period of the output clock signal of the fourth divider is twice the period of the input clock signal of the fourth divider. As illustrated in FIGS. 4 and 5, the pulse width of the low-level state of the output signal of the fourth divider is the same as the period of the input clock signal of the first divider. - The power-
down controller 500 receives the output clock signals of the third andfourth dividers - An example of the power-down controller is illustrated in FIG. 4. As illustrated, the power-down controller comprises two
transmission gates transmission gate 510, and the output clock signal of the fourth divider is applied to thetransmission gate 520. If the clock enable signal CKE that is the control signal is in a high level, thetransmission gate 510 is turned on, and if the clock enable signal CKE is in a low level, thetransmission gate 520 is turned on. Accordingly, in the case that the clock enable signal CKE is in the high level, the waveform of the output signal S3 of the power-down controller is the same as the waveform of the output clock signal C of the third divider. In the case that the clock enable signal CKE is in the low level, the waveform of the output signal S3 of the power-down controller is the same as the waveform of the output clock signal D of the fourth divider. - In the embodiment of the present invention, the clock divider comprises four dividers and a power-down controller. However, the number of dividers may be increased to more than 5, or may be decreased to 2 or 3 as needed.
- As described above, the clock divider for a DLL circuit according to the present invention can selectively output one of the output clock signal C of the third divider and the output clock signal D of the fourth divider according to the clock enable signal that is the control signal. Accordingly, by applying the clock divider according to the present invention to a DLL circuit, the output signal of the third divider is selected in the same manner as the conventional clock divider in the case that the memory device is in the non-power-down mode, but the output signal of the fourth divider is selected in the case that the memory device is in the power-down mode in which the power consumption of the memory device is reduced, thereby reducing the current loss of the DLL circuit.
- Although preferred embodiments of the present invention have been described for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.
Claims (12)
1. A clock divider for a dll (delay lock loop) circuit of a synchronous memory device for synchronization of an external input clock with an internal input clock, the clock divider comprising:
M (where M is an integer that is larger than 2) dividers connected in series; and
a power-down controller for receiving an output signal of the (M−1)-th divider and an output signal of the M-th divider, and selectively outputting the output signals;
wherein the respective dividers divide a frequency of a clock signal inputted to the respective dividers into {fraction (1/2)}.
2. The clock divider as claimed in claim 1 , wherein the output signal of the power-down controller has a frequency obtained by dividing the frequency of the clock signal inputted to the first divider into ½M or ½(M−1) in accordance with a logic level of a control signal.
3. The clock divider as claimed in claim 2 , wherein if the logic level of the control signal is a first state (high level), the output signal of the power-down controller becomes the output of the (M−1)-th divider, and if the logic level of the control signal is a second state (low level), the output signal of the power-down controller becomes the output of the M-th divider.
4. The clock divider as claimed in claim 3 , wherein the control signal is a clock enable signal used in the synchronous memory device.
5. The clock divider as claimed in claim 1 , wherein a pulse width of a high-level state of the output signal of the first divider is the same as a period of the input signal of the first divider, and a pulse width of a low-level state of output signals of the second to M-th dividers is the same as the period of the input signal of the first divider.
6. The clock divider as claimed in claim 4 , wherein the power-down controller comprises two transmission gates, and the two transmission gates are selectively turned on/off according to the control signal.
7. A clock dividing method for a DLL (Delay Lock Loop) circuit of a synchronous memory device for synchronization of an external input clock with an internal input clock, the method comprising the steps of:
selectively outputting an output signal of a (M−1)th divider and an output signal of an M-th divider among M dividers, connected in series, for respectively dividing a frequency of the input clock signal into {fraction (1/2)}.
8. The clock divider as claimed in claim 2 wherein a pulse width of a high-level state of the output signal of the first divider is the same as a period of the input signal of the fiLst divider, and a pulse width of a low-level state of output signals of the second to M-th dividers is the same as the period of the input signal of the first divider.
9. The clock divider as claimed in claim 8 , wherein the power-down controller comprises two transmission gates, and the two transmission gates are selectively turned on/off according to the control signal.
10. The clock divider as claimed in claim 3 wherein a pulse width of a high-level state of the output signal of the first divider is the same as a period of the input signal of the first divider, and a pulse width of a low-level state of output signals of the second to M-th dividers is the same as the period of the input signal of the first divider.
11. The clock divider as claimed in claim 10 , wherein the power-down controller comprises two transmission gates, and the two transmission gates are selectively turned on/off according to the control signal.
12. The clock divider as claimed in claim 4 wherein a pulse width of a high-level state of the output signal of the first divider is the same as a period of the input signal of the first divider, and a pulse width of a low-level state of output signals of the second to M-th dividers is the same as the period of the input signal of the first divider.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/771,545 US8018257B2 (en) | 2003-04-23 | 2010-04-30 | Clock divider and clock dividing method for a DLL circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2003-25770 | 2003-04-23 | ||
KR10-2003-0025770A KR100518226B1 (en) | 2003-04-23 | 2003-04-23 | Clock divider in Delay Lock Loop device and the method thereof |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/771,545 Continuation US8018257B2 (en) | 2003-04-23 | 2010-04-30 | Clock divider and clock dividing method for a DLL circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040212406A1 true US20040212406A1 (en) | 2004-10-28 |
Family
ID=33297333
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/701,306 Abandoned US20040212406A1 (en) | 2003-04-23 | 2003-11-04 | Clock divider and clock dividing method for a DLL circuit |
US12/771,545 Expired - Fee Related US8018257B2 (en) | 2003-04-23 | 2010-04-30 | Clock divider and clock dividing method for a DLL circuit |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/771,545 Expired - Fee Related US8018257B2 (en) | 2003-04-23 | 2010-04-30 | Clock divider and clock dividing method for a DLL circuit |
Country Status (3)
Country | Link |
---|---|
US (2) | US20040212406A1 (en) |
KR (1) | KR100518226B1 (en) |
TW (1) | TWI303926B (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070069783A1 (en) * | 2005-09-29 | 2007-03-29 | Hynix Semiconductor Inc. | Delay locked loop in synchronous semiconductor memory device and driving method thereof |
US20070069773A1 (en) * | 2005-09-29 | 2007-03-29 | Hynix Semiconductor Inc. | Delay locked loop circuit |
US20070210841A1 (en) * | 2006-03-07 | 2007-09-13 | Hynix Semiconductor Inc. | DLL circuit of semiconductor memory apparatus and method of delaying and locking clock in semiconductor memory apparatus |
US20080136477A1 (en) * | 2006-12-08 | 2008-06-12 | Hynix Semiconductor Inc. | Delay apparatus for delay locked loop |
US20080165607A1 (en) * | 2007-01-10 | 2008-07-10 | Hynix Semiconductor Inc. | Semiconductor memory device and method for driving the same |
US20080239846A1 (en) * | 2007-03-29 | 2008-10-02 | Hynix Semiconductor Inc. | Delay locked loop and semiconductor memory device with the same |
US20090097341A1 (en) * | 2007-10-10 | 2009-04-16 | Hynix Semiconductor, Inc. | Semiconductor memory apparatus and method of driving the same |
US20100264966A1 (en) * | 2009-04-15 | 2010-10-21 | Hyun Woo Lee | Semiconductor integrated circuit and method of controlling the same |
US20110074478A1 (en) * | 2009-09-30 | 2011-03-31 | Hynix Semiconductor Inc. | Semiconductor apparatus |
CN102456387A (en) * | 2010-10-15 | 2012-05-16 | 台湾积体电路制造股份有限公司 | Multiplexing circuit and method for outputing data using multiplexer |
TWI548222B (en) * | 2011-08-10 | 2016-09-01 | 海力士半導體股份有限公司 | Delay locked loop |
US9564880B2 (en) | 2014-12-23 | 2017-02-07 | Motorola Solutions, Inc. | Systems and methods for generating injection-locked, frequency-multiplied output signals |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7605622B2 (en) | 2005-09-29 | 2009-10-20 | Hynix Semiconductor Inc. | Delay locked loop circuit |
KR100753137B1 (en) * | 2005-09-29 | 2007-08-30 | 주식회사 하이닉스반도체 | Dll and method for generating dll clock |
KR100776906B1 (en) | 2006-02-16 | 2007-11-19 | 주식회사 하이닉스반도체 | Delay locked loop with a function for implementing locking operation periodically during power down mode and locking operation method of the same |
US8645117B2 (en) * | 2010-05-27 | 2014-02-04 | Freescale Semiconductor, Inc. | Clock simulation device and methods thereof |
US9748959B2 (en) | 2012-03-12 | 2017-08-29 | Micron Technology, Inc. | Circuits, apparatuses, and methods for frequency division |
US11004499B1 (en) * | 2020-05-08 | 2021-05-11 | Winbond Electronics Corp. | Latency control circuit and method |
Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5162666A (en) * | 1991-03-15 | 1992-11-10 | Tran Dzung J | Transmission gate series multiplexer |
US5859890A (en) * | 1997-02-26 | 1999-01-12 | Motorola, Inc. | Dual modulus prescaler |
US5920518A (en) * | 1997-02-11 | 1999-07-06 | Micron Technology, Inc. | Synchronous clock generator including delay-locked loop |
US5969551A (en) * | 1997-05-30 | 1999-10-19 | Fujitsu Limited | Clock generator having DLL and semiconductor device having clock generator |
US6011732A (en) * | 1997-08-20 | 2000-01-04 | Micron Technology, Inc. | Synchronous clock generator including a compound delay-locked loop |
US6029250A (en) * | 1998-09-09 | 2000-02-22 | Micron Technology, Inc. | Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same |
US6133796A (en) * | 1997-12-23 | 2000-10-17 | Stmicroelectronics Limited | Programmable divider circuit with a tri-state inverter |
US6181174B1 (en) * | 1998-09-24 | 2001-01-30 | Fujitsu Limited | Semiconductor integrated circuit device |
US6208179B1 (en) * | 1997-12-23 | 2001-03-27 | Stmicroelectronics Limited | Dividing circuit and transistor stage therefor |
US6310505B1 (en) * | 1997-07-02 | 2001-10-30 | Canon Kabushiki Kaisha | Semiconductor integrated circuit, delay-locked loop having the same circuit, self-synchronizing pipeline type system, voltage-controlled oscillator, and phase-locked loop |
US20020017939A1 (en) * | 2000-07-24 | 2002-02-14 | Yuichi Okuda | Clock generation circuit, control method of clock generation circuit, clock reproducing circuit, semiconductor memory device, and dynamic random access memory |
US6360328B1 (en) * | 1998-07-02 | 2002-03-19 | Yamaha Corporation | Plural sampling frequency signal processing by performing designated routines during sub-multiple time slots of each period |
US20020075047A1 (en) * | 2000-12-19 | 2002-06-20 | Mitsubishi Denki Kabushiki Kaisha | Configuration for generating a clock including a delay circuit and method thereof |
US20020097074A1 (en) * | 2000-12-30 | 2002-07-25 | Se-Jun Kim | Synchronous semiconductor device for adjusting phase offset in a delay locked loop |
US20030001637A1 (en) * | 2001-06-30 | 2003-01-02 | Hea-Suk Jung | Register controlled DLL reducing current consumption |
US6525988B2 (en) * | 2000-11-24 | 2003-02-25 | Samsung Electronics Co., Ltd. | Clock generating circuits controlling activation of a delay locked loop circuit on transition to a standby mode of a semiconductor memory device and methods for operating the same |
US7088797B2 (en) * | 2002-09-10 | 2006-08-08 | Broadcom Corporation | Phase lock loop with cycle drop and add circuitry |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7319728B2 (en) * | 2002-05-16 | 2008-01-15 | Micron Technology, Inc. | Delay locked loop with frequency control |
-
2003
- 2003-04-23 KR KR10-2003-0025770A patent/KR100518226B1/en not_active IP Right Cessation
- 2003-10-31 TW TW092130454A patent/TWI303926B/en not_active IP Right Cessation
- 2003-11-04 US US10/701,306 patent/US20040212406A1/en not_active Abandoned
-
2010
- 2010-04-30 US US12/771,545 patent/US8018257B2/en not_active Expired - Fee Related
Patent Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5162666A (en) * | 1991-03-15 | 1992-11-10 | Tran Dzung J | Transmission gate series multiplexer |
US5920518A (en) * | 1997-02-11 | 1999-07-06 | Micron Technology, Inc. | Synchronous clock generator including delay-locked loop |
US5859890A (en) * | 1997-02-26 | 1999-01-12 | Motorola, Inc. | Dual modulus prescaler |
US5969551A (en) * | 1997-05-30 | 1999-10-19 | Fujitsu Limited | Clock generator having DLL and semiconductor device having clock generator |
US6310505B1 (en) * | 1997-07-02 | 2001-10-30 | Canon Kabushiki Kaisha | Semiconductor integrated circuit, delay-locked loop having the same circuit, self-synchronizing pipeline type system, voltage-controlled oscillator, and phase-locked loop |
US6011732A (en) * | 1997-08-20 | 2000-01-04 | Micron Technology, Inc. | Synchronous clock generator including a compound delay-locked loop |
US6208179B1 (en) * | 1997-12-23 | 2001-03-27 | Stmicroelectronics Limited | Dividing circuit and transistor stage therefor |
US6133796A (en) * | 1997-12-23 | 2000-10-17 | Stmicroelectronics Limited | Programmable divider circuit with a tri-state inverter |
US6360328B1 (en) * | 1998-07-02 | 2002-03-19 | Yamaha Corporation | Plural sampling frequency signal processing by performing designated routines during sub-multiple time slots of each period |
US6029250A (en) * | 1998-09-09 | 2000-02-22 | Micron Technology, Inc. | Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same |
US6181174B1 (en) * | 1998-09-24 | 2001-01-30 | Fujitsu Limited | Semiconductor integrated circuit device |
US20020017939A1 (en) * | 2000-07-24 | 2002-02-14 | Yuichi Okuda | Clock generation circuit, control method of clock generation circuit, clock reproducing circuit, semiconductor memory device, and dynamic random access memory |
US6525988B2 (en) * | 2000-11-24 | 2003-02-25 | Samsung Electronics Co., Ltd. | Clock generating circuits controlling activation of a delay locked loop circuit on transition to a standby mode of a semiconductor memory device and methods for operating the same |
US20020075047A1 (en) * | 2000-12-19 | 2002-06-20 | Mitsubishi Denki Kabushiki Kaisha | Configuration for generating a clock including a delay circuit and method thereof |
US20020097074A1 (en) * | 2000-12-30 | 2002-07-25 | Se-Jun Kim | Synchronous semiconductor device for adjusting phase offset in a delay locked loop |
US20030001637A1 (en) * | 2001-06-30 | 2003-01-02 | Hea-Suk Jung | Register controlled DLL reducing current consumption |
US7088797B2 (en) * | 2002-09-10 | 2006-08-08 | Broadcom Corporation | Phase lock loop with cycle drop and add circuitry |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070069783A1 (en) * | 2005-09-29 | 2007-03-29 | Hynix Semiconductor Inc. | Delay locked loop in synchronous semiconductor memory device and driving method thereof |
US20070069773A1 (en) * | 2005-09-29 | 2007-03-29 | Hynix Semiconductor Inc. | Delay locked loop circuit |
US7489170B2 (en) | 2005-09-29 | 2009-02-10 | Hynix Semiconductor Inc. | Delay locked loop in synchronous semiconductor memory device and driving method thereof |
US7501866B2 (en) | 2005-09-29 | 2009-03-10 | Hynix Semiconductor Inc. | Delay locked loop circuit |
US20070210841A1 (en) * | 2006-03-07 | 2007-09-13 | Hynix Semiconductor Inc. | DLL circuit of semiconductor memory apparatus and method of delaying and locking clock in semiconductor memory apparatus |
US7414446B2 (en) | 2006-03-07 | 2008-08-19 | Hynix Semiconductor Inc. | DLL circuit of semiconductor memory apparatus and method of delaying and locking clock in semiconductor memory apparatus |
US20080290918A1 (en) * | 2006-03-07 | 2008-11-27 | Hynix Semiconductor Inc. | Dll circuit of semiconductor memory apparatus and method of delaying and locking clock in semiconductor memory apparatus |
US7612591B2 (en) | 2006-03-07 | 2009-11-03 | Hynix Semiconductor Inc. | DLL circuit of semiconductor memory apparatus and method of delaying and locking clock in semiconductor memory apparatus |
US20080136477A1 (en) * | 2006-12-08 | 2008-06-12 | Hynix Semiconductor Inc. | Delay apparatus for delay locked loop |
US7710178B2 (en) | 2006-12-08 | 2010-05-04 | Hynix Semiconductor Inc. | Delay apparatus for delay locked loop |
US20080165607A1 (en) * | 2007-01-10 | 2008-07-10 | Hynix Semiconductor Inc. | Semiconductor memory device and method for driving the same |
US7848163B2 (en) | 2007-01-10 | 2010-12-07 | Hynix Semiconductor Inc. | Semiconductor memory device and method for driving the same |
US7639552B2 (en) | 2007-03-29 | 2009-12-29 | Hynix Semiconductor, Inc. | Delay locked loop and semiconductor memory device with the same |
US20080239846A1 (en) * | 2007-03-29 | 2008-10-02 | Hynix Semiconductor Inc. | Delay locked loop and semiconductor memory device with the same |
US20090097341A1 (en) * | 2007-10-10 | 2009-04-16 | Hynix Semiconductor, Inc. | Semiconductor memory apparatus and method of driving the same |
US7817493B2 (en) | 2007-10-10 | 2010-10-19 | Hynix Semiconductor Inc. | Semiconductor memory apparatus and method of driving the same |
US20100264966A1 (en) * | 2009-04-15 | 2010-10-21 | Hyun Woo Lee | Semiconductor integrated circuit and method of controlling the same |
US7990193B2 (en) | 2009-04-15 | 2011-08-02 | Hynix Semiconductor Inc. | Semiconductor integrated circuit and method of controlling the same |
US20110074478A1 (en) * | 2009-09-30 | 2011-03-31 | Hynix Semiconductor Inc. | Semiconductor apparatus |
US8310289B2 (en) | 2009-09-30 | 2012-11-13 | Hynix Semiconductor Inc. | Semiconductor apparatus |
CN102456387A (en) * | 2010-10-15 | 2012-05-16 | 台湾积体电路制造股份有限公司 | Multiplexing circuit and method for outputing data using multiplexer |
US8576642B2 (en) | 2010-10-15 | 2013-11-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of using multiplexing circuit for high speed, low leakage, column-multiplexing memory devices |
TWI548222B (en) * | 2011-08-10 | 2016-09-01 | 海力士半導體股份有限公司 | Delay locked loop |
US9564880B2 (en) | 2014-12-23 | 2017-02-07 | Motorola Solutions, Inc. | Systems and methods for generating injection-locked, frequency-multiplied output signals |
Also Published As
Publication number | Publication date |
---|---|
TW200423546A (en) | 2004-11-01 |
KR100518226B1 (en) | 2005-10-04 |
KR20040091974A (en) | 2004-11-03 |
US20100208542A1 (en) | 2010-08-19 |
TWI303926B (en) | 2008-12-01 |
US8018257B2 (en) | 2011-09-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8018257B2 (en) | Clock divider and clock dividing method for a DLL circuit | |
US6593786B2 (en) | Register controlled DLL reducing current consumption | |
JP4192273B2 (en) | Delay locked loop and its synchronization method in semiconductor memory device | |
US7489172B2 (en) | DLL driver control circuit | |
KR101046227B1 (en) | DLD circuit | |
KR100507877B1 (en) | Rdll circuit for reduction of area | |
US7548101B2 (en) | Delay locked loop circuit for semiconductor memory apparatus | |
US20040239388A1 (en) | Register controlled delay locked loop with low power consumption | |
US7605622B2 (en) | Delay locked loop circuit | |
US7098712B2 (en) | Register controlled delay locked loop with reduced delay locking time | |
US6815985B2 (en) | Clock divider and method for dividing a clock signal in a DLL circuit | |
US20100194458A1 (en) | Semiconductor device and operating method thereof | |
US20040099883A1 (en) | Delay locked loop (DLL) in semiconductor device | |
US7737744B2 (en) | Register controlled delay locked loop circuit | |
US20030052719A1 (en) | Digital delay line and delay locked loop using the digital delay line | |
KR100525096B1 (en) | DLL circuit | |
US20040263226A1 (en) | Delay locked loop (DLL) circuit and method for locking clock delay by using the same | |
KR100550633B1 (en) | Delay locked loop in semiconductor memory device and its control method | |
KR20030049303A (en) | Register Controlled DLL Circuit | |
US20080310574A1 (en) | Semiconductor memory device | |
KR100800138B1 (en) | DLL device | |
KR100399973B1 (en) | A delay monitor in register controlled delay locked loop and method for controlling delay line of the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JUNG, HEA SUK;REEL/FRAME:014671/0616 Effective date: 20031016 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |