US20040199882A1 - Decoupling capacitance estimation and insertion flow for asic designs - Google Patents
Decoupling capacitance estimation and insertion flow for asic designs Download PDFInfo
- Publication number
- US20040199882A1 US20040199882A1 US10/407,065 US40706503A US2004199882A1 US 20040199882 A1 US20040199882 A1 US 20040199882A1 US 40706503 A US40706503 A US 40706503A US 2004199882 A1 US2004199882 A1 US 2004199882A1
- Authority
- US
- United States
- Prior art keywords
- capacitance
- peak
- decoupling
- design
- peak current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
Definitions
- the present invention relates to estimating decoupling capacitance, and more particularly to a decoupling capacitance estimation and insertion flow for ASIC designs.
- Decoupling capacitors can be designed into the layout before or after the design is complete. Although adding decoupling capacitors is an effective method for combating IVD, the current method for estimating and adding decoupling capacitors to a chip design has disadvantages.
- Another disadvantage is that if the number of decoupling capacitors is initially underestimated by the voltage drop simulation, and more must be added after the chip design is complete, then the chip may no longer have an adequate amount of area to place the additional decoupling capacitors.
- a further deficiency with the current dynamic spice-like voltage drop simulation is that it is slow and time-consuming. Once a chip design nears completion, further testing and analysis are performed, followed by refinements to the design, including the decoupling capacitors. With each iteration, the voltage drop simulation increases the time for that cycle to complete. With some designs, use of the simulation is not feasible in the overall ASIC design flow because of the slow turn-around time of the simulation and a limited capacity to handle large designs.
- the present invention provides a method for estimating decoupling capacitance during an ASIC design flow.
- the method includes precharacterizing a set of power grid structures to model their respective noise behaviors, and storing the respective noise behaviors as noise factors in a table.
- the corresponding noise factor from the table is used to calculate decoupling capacitance for the current design.
- components that are commonly used in ASIC designs are precharacterized for future use in a table look-up approach, thereby eliminating the need to perform these steps during the actual design flow, and therefore reducing the time to perform the decoupling capacitance estimation.
- FIG. 1 is a flow chart illustrating a decoupling capacitance estimation and insertion flow in ASIC design for core noise avoidance in accordance with one preferred embodiment of the present invention.
- FIG. 2 is a flow chart illustrating a power characterization process in further detail.
- FIG. 3 is a diagram illustrating post processing on a waveform output by the simulation to obtain the peak current parameters.
- the present invention relates to a decoupling capacitance estimation and insertion flow for ASIC designs.
- the following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements.
- Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art.
- the present invention is not intended to be limited to the embodiments shown but is to be accorded the widest scope consistent with the principles and features described herein.
- the present invention provides a decoupling capacitance estimation and insertion flow during ASIC design for core noise avoidance.
- the decoupling capacitance estimation and insertion flow is implemented as a software tool, or set of tools, that is executed by a conventional PC, workstation, or server.
- One part of the tool is run prior to ASIC design flow in which a set of off-the-shelf power grid and package structures are precharacterized to model their noise behavior, which is represented as a noise factor and stored in noise factor table.
- a designer selects which of the off-the-shelf power grid and package structures will comprise the design.
- the decoupling capacitance tool is used to calculate decoupling capacitance for the design using the prestored noise factors corresponding to the selected structures in the design. Based on the estimated decoupling capacitance, an appropriate area in the design is reserved for insertion of the required decoupling capacitors.
- the noise factor, on which the estimate of the decoupling capacitance for the current design is based is calculated for each off-the-shelf power grid and package, such that a table lookup approach can be used to retrieve the corresponding noise factors during the decoupling capacitance calculation for a current design.
- the present invention eliminates the need to perform these steps during the actual design flow using spice simulation, and therefore reduces the time to perform decoupling capacitance estimation.
- the decoupling capacitance estimation tool accounts for the decoupling capacitance area overhead upfront during chip size estimation and ensures that the chip always includes sufficient area required to place the decoupling capacitance cells.
- FIG. 1 is a flow chart illustrating a decoupling capacitance estimation and insertion flow in ASIC design for core noise avoidance in accordance with one preferred embodiment of the present invention.
- the process includes two stages, a precharacterization stage 12 , which is independent of a particular chip design, and a decoupling capacitance estimation stage 14 , which is performed during the ASIC design flow of a particular chip design.
- the precharacterization stage 12 assumes the existence of off-the-shelf structures, including different types of power grids, packages, memories, and logic cells that can be used to design a custom chip.
- the set of off-the-shelf power grid and package structures are then precharacterized in step 16 to model their noise behavior, which is represented as a noise factor 18 .
- the noise factors 18 are then stored in noise factor table in step 20 .
- the noise factors 18 are determined by performing resistance, capacitance, and inductance (RCL) modeling for the power grids and packages and spice decks are built and simulated with different combinations of processes, layer stacks, peak current values, peak width values, and time-to-peak values as inputs. The results are then stored in the noise factor table.
- RCL resistance, capacitance, and inductance
- the precharacterization stage 12 also includes characterizing each of the memory and logic structures in step 22 to obtain a corresponding set of peak current parameters 24 .
- the peak current parameters 24 are necessary for calculating the decoupling capacitance during ASIC design flow, described below.
- Each set of peak current parameters 24 are then stored in a peak current table in step 26 .
- the peak current parameters 24 may also be stored in the noise factor table or in a generic memory database. The calculation of the peak current parameters is explained further below.
- the decoupling capacitance stage 14 occurs after a new chip has been designed using some combination of the off-the-shelf power structures.
- the process begins in step 30 by inputting technical data for the current design to the decoupling capacitance estimation tool.
- the estimation tool looks up the noise factors and peak current parameters corresponding to the particular power grid, package, memory, and logic cell structures used in the current chip design.
- the decoupling capacitance and the required decoupling capacitance area are calculated using the noise factors and peak current parameters.
- step 36 the size of the memory and hard macros used in the current design is increased by the amount of decoupling capacitance area required (preferably, by bloating their FRAM views).
- the memory frame views are bloated to reserve areas for the de-coupling insertion later in the design flow. This way, when a memory or hardmac is moved around a little bit in the chip physical stage, the reserved dcap area will move along with the memory or hardmac. This ensures that the dcap is always close to the memory or hardmac, in other words, close to the high peak current source, increasing the de-coupling capacitor's effectiveness of reducing core noise.
- step 52 the required number of decoupling capacitors are placed in the decoupling capacitance area of the enlarged memory or hardmac.
- FIG. 2 a flow chart illustrating the power characterization process corresponding to step 22 of FIG. 1 is shown in further detail.
- the process begins by simulating the power consumed by the memory structure in step 50 using a power estimation tool.
- a power estimator is a function that returns an estimated value for the power consumed by a functional block when given some relevant input specifications.
- An example of a commercially available power estimation tool is PowerMill by Synopsis, Inc.
- the memory is simulated at three process corners and worst case input vectors.
- An example set of initial process corners used as input may include the following:
- a ramp time of 0.20 ns, rail-to-rail, may be used for all stimuli, and a 32 ⁇ standard load may be used for all output loads for this analysis.
- the output of the simulation is a waveform of the current flowing out of a power source.
- FIG. 3 is a diagram illustrating post processing on a waveform output by the simulation to obtain the peak current parameters.
- T is defined as a minimum cycle time of the memory.
- a time window of 0.5 T, (0.25 T on both left and right side of the maximum peak) may be used to find the total charge within the maximum peak of the current.
- Tpk corresponds to the time-to-peak value
- Ipeak corresponds to the peak current value.
- the output results of the power estimation tool are post-processed in step 52 to obtain a set of peak current parameters 54 .
- the set of peak current parameters 54 may include the following: a total charge of peak current, maximum peak current, time-to-peak, peak window, and the total intrinsic capacitance.
- the peak current parameters 54 which include the intrinsic capacitance are stored a memory database or other type of table.
- the power estimation tool simulations include device and interconnect capacitance, but do not include the memory intrinsic capacitance (n-well, non-switching circuits capacitance, and power mesh capacitance).
- the post-processing step calculates the intrinsic capacitance as follows.
- the total intrinsic capacitance for a specific memory instance is expressed in pF.
- This parameter may include four main components: Nwell capacitance (Cnw), non-switching capacitance (Cns), metal grid capacitance, and internal decoupling capacitance.
- Cnw n-well capacitance
- Cns n-well capacitance
- Nwell area N-well-parameter*memory-size
- the N-well-parameter is a number to denote the ratio of n-well area to the memory size.
- the Cns may be calculated as:
- Cm is the metal grid capacitance and Cdcap is the internal decoupling capacitance.
- step 34 describes the process for performing a decoupling capacitance calculation.
- the decoupling capacitance may be calculated as:
- delta_Vlim may be 10% of vdd, and Q is the current peak charge.
- Cdcap The number of decoupling capacitors that need to be added to the current design, Cdcap, may be calculated as:
- Cn-well is the n-well capacitance characterized for each cells
- Cns is the non-switching circuit capacitance
- Cpm is the power mesh capacitance
Abstract
Description
- The present invention relates to estimating decoupling capacitance, and more particularly to a decoupling capacitance estimation and insertion flow for ASIC designs.
- In deep sub-micron ASIC design, with decreasing supply voltages and noise margin, and higher clock speeds, core noise is one of the most significant signal integrity problems facing a chip designer. Core noise, or instantaneous voltage drop, is due to a large demand for current across a chip in a short period of time. Instantaneous voltage drop has been linked to the following problems in integrated circuits; high performance clock jitter (cycle-to-cycle), clock skew balanced delay chain matching and clock balancing, tight hold time margin paths and scan shift chain, and jitter sensitive I/O interfaces, such as DDR and source synchronous. Instantaneous voltage drop (IVD) can also cause functional failures if not addressed properly in the design phase.
- One of the most effective ways to reduce power supply noise is to increase on-chip decoupling capacitance (dcap) by adding decoupling capacitors to the circuit layout. Decoupling capacitors can be designed into the layout before or after the design is complete. Although adding decoupling capacitors is an effective method for combating IVD, the current method for estimating and adding decoupling capacitors to a chip design has disadvantages.
- One disadvantage is that an integrated package level and chip level power bus model with switching and timing information is needed to accurately analyze such voltage variations over time. The current static analysis methodology relies on average power calculations to analyze and design the power distribution. There is a deficiency in the current voltage drop analysis flow in that it only takes into account the average voltage drop. Peak currents may occur between four and five times the average current estimated by conventional analysis, resulting in short duration peak voltage drops between four and five times on the chip over what was predicted, not including the package and board voltage drop. Therefore, the number of decoupling capacitors that will be placed on the chip may not be adequate to handle the underestimation of the peak voltage drops.
- Another disadvantage is that if the number of decoupling capacitors is initially underestimated by the voltage drop simulation, and more must be added after the chip design is complete, then the chip may no longer have an adequate amount of area to place the additional decoupling capacitors.
- A further deficiency with the current dynamic spice-like voltage drop simulation is that it is slow and time-consuming. Once a chip design nears completion, further testing and analysis are performed, followed by refinements to the design, including the decoupling capacitors. With each iteration, the voltage drop simulation increases the time for that cycle to complete. With some designs, use of the simulation is not feasible in the overall ASIC design flow because of the slow turn-around time of the simulation and a limited capacity to handle large designs.
- Accordingly, what is needed is an improved method for estimating the decoupling capacitance required for an ASIC design. The present invention addresses such a need.
- The present invention provides a method for estimating decoupling capacitance during an ASIC design flow. The method includes precharacterizing a set of power grid structures to model their respective noise behaviors, and storing the respective noise behaviors as noise factors in a table. During the design flow for a current design that includes at least one of the precharacterized power grid structures, the corresponding noise factor from the table is used to calculate decoupling capacitance for the current design.
- According to the present invention, components that are commonly used in ASIC designs are precharacterized for future use in a table look-up approach, thereby eliminating the need to perform these steps during the actual design flow, and therefore reducing the time to perform the decoupling capacitance estimation.
- FIG. 1 is a flow chart illustrating a decoupling capacitance estimation and insertion flow in ASIC design for core noise avoidance in accordance with one preferred embodiment of the present invention.
- FIG. 2 is a flow chart illustrating a power characterization process in further detail.
- FIG. 3 is a diagram illustrating post processing on a waveform output by the simulation to obtain the peak current parameters.
- The present invention relates to a decoupling capacitance estimation and insertion flow for ASIC designs. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiments shown but is to be accorded the widest scope consistent with the principles and features described herein.
- The present invention provides a decoupling capacitance estimation and insertion flow during ASIC design for core noise avoidance. In a preferred embodiment, the decoupling capacitance estimation and insertion flow is implemented as a software tool, or set of tools, that is executed by a conventional PC, workstation, or server. One part of the tool is run prior to ASIC design flow in which a set of off-the-shelf power grid and package structures are precharacterized to model their noise behavior, which is represented as a noise factor and stored in noise factor table. When architecting a new ASIC design, a designer selects which of the off-the-shelf power grid and package structures will comprise the design. During the ASIC design flow for the new design, the decoupling capacitance tool is used to calculate decoupling capacitance for the design using the prestored noise factors corresponding to the selected structures in the design. Based on the estimated decoupling capacitance, an appropriate area in the design is reserved for insertion of the required decoupling capacitors.
- In accordance with one aspect of the present invention, the noise factor, on which the estimate of the decoupling capacitance for the current design is based, is calculated for each off-the-shelf power grid and package, such that a table lookup approach can be used to retrieve the corresponding noise factors during the decoupling capacitance calculation for a current design. By precharacterizing components of ASIC designs and using a table look-up approach, the present invention eliminates the need to perform these steps during the actual design flow using spice simulation, and therefore reduces the time to perform decoupling capacitance estimation. In addition, the decoupling capacitance estimation tool accounts for the decoupling capacitance area overhead upfront during chip size estimation and ensures that the chip always includes sufficient area required to place the decoupling capacitance cells.
- FIG. 1 is a flow chart illustrating a decoupling capacitance estimation and insertion flow in ASIC design for core noise avoidance in accordance with one preferred embodiment of the present invention. The process includes two stages, a
precharacterization stage 12, which is independent of a particular chip design, and a decouplingcapacitance estimation stage 14, which is performed during the ASIC design flow of a particular chip design. Theprecharacterization stage 12 assumes the existence of off-the-shelf structures, including different types of power grids, packages, memories, and logic cells that can be used to design a custom chip. The set of off-the-shelf power grid and package structures are then precharacterized instep 16 to model their noise behavior, which is represented as anoise factor 18. Thenoise factors 18 are then stored in noise factor table instep 20. - In a preferred embodiment, the
noise factors 18 are determined by performing resistance, capacitance, and inductance (RCL) modeling for the power grids and packages and spice decks are built and simulated with different combinations of processes, layer stacks, peak current values, peak width values, and time-to-peak values as inputs. The results are then stored in the noise factor table. - The
precharacterization stage 12 also includes characterizing each of the memory and logic structures instep 22 to obtain a corresponding set of peakcurrent parameters 24. The peakcurrent parameters 24 are necessary for calculating the decoupling capacitance during ASIC design flow, described below. Each set of peakcurrent parameters 24 are then stored in a peak current table instep 26. In alternative embodiments, the peakcurrent parameters 24 may also be stored in the noise factor table or in a generic memory database. The calculation of the peak current parameters is explained further below. - The
decoupling capacitance stage 14 occurs after a new chip has been designed using some combination of the off-the-shelf power structures. The process begins instep 30 by inputting technical data for the current design to the decoupling capacitance estimation tool. Instep 32, the estimation tool looks up the noise factors and peak current parameters corresponding to the particular power grid, package, memory, and logic cell structures used in the current chip design. Instep 34, the decoupling capacitance and the required decoupling capacitance area are calculated using the noise factors and peak current parameters. - In
step 36, the size of the memory and hard macros used in the current design is increased by the amount of decoupling capacitance area required (preferably, by bloating their FRAM views). Thus, once the de-coupling capacitance values are available, the memory frame views are bloated to reserve areas for the de-coupling insertion later in the design flow. This way, when a memory or hardmac is moved around a little bit in the chip physical stage, the reserved dcap area will move along with the memory or hardmac. This ensures that the dcap is always close to the memory or hardmac, in other words, close to the high peak current source, increasing the de-coupling capacitor's effectiveness of reducing core noise. - After bloating the memory, the normal ASIC process flow continues with floor-planning40,
power routing 42,critical logic placement 44,standard cell placement 46,clock 48, and routing 50 steps. Finally, instep 52, the required number of decoupling capacitors are placed in the decoupling capacitance area of the enlarged memory or hardmac. - Referring now to FIG. 2, a flow chart illustrating the power characterization process corresponding to step22 of FIG. 1 is shown in further detail. The process begins by simulating the power consumed by the memory structure in
step 50 using a power estimation tool. As is well known to one of ordinary skill in the art, a power estimator is a function that returns an estimated value for the power consumed by a functional block when given some relevant input specifications. An example of a commercially available power estimation tool is PowerMill by Synopsis, Inc. In a preferred embodiment, the memory is simulated at three process corners and worst case input vectors. An example set of initial process corners used as input may include the following: - Largest IVD: 1.26V, −40 C., SNSP.
- Lowest IVD: 1.08V, 115 C., WNWP.
- Normal IVD: 1.2V, 25 C., NOM.
- A ramp time of 0.20 ns, rail-to-rail, may be used for all stimuli, and a 32× standard load may be used for all output loads for this analysis. The output of the simulation is a waveform of the current flowing out of a power source.
- FIG. 3 is a diagram illustrating post processing on a waveform output by the simulation to obtain the peak current parameters. For a specific memory configuration that is being characterized, T is defined as a minimum cycle time of the memory. A time window of 0.5 T, (0.25 T on both left and right side of the maximum peak) may be used to find the total charge within the maximum peak of the current. The variable Tpk corresponds to the time-to-peak value, and the variable Ipeak corresponds to the peak current value.
- Referring again to FIG. 2, according to one aspect of the present invention, the output results of the power estimation tool are post-processed in
step 52 to obtain a set of peakcurrent parameters 54. In a preferred embodiment, the set of peakcurrent parameters 54 may include the following: a total charge of peak current, maximum peak current, time-to-peak, peak window, and the total intrinsic capacitance. Instep 56, the peakcurrent parameters 54, which include the intrinsic capacitance are stored a memory database or other type of table. - Note, the power estimation tool simulations include device and interconnect capacitance, but do not include the memory intrinsic capacitance (n-well, non-switching circuits capacitance, and power mesh capacitance). According to another aspect of the present invention, the post-processing step calculates the intrinsic capacitance as follows.
- The total intrinsic capacitance for a specific memory instance is expressed in pF. This parameter may include four main components: Nwell capacitance (Cnw), non-switching capacitance (Cns), metal grid capacitance, and internal decoupling capacitance. Cnw (n-well capacitance) is based on Nwell area.
- Cnw=(Nwell area)*(Nwell capacitance parameter F/um**2),
- where
- Nwell area=N-well-parameter*memory-size
- The N-well-parameter is a number to denote the ratio of n-well area to the memory size.
- The Cns may be calculated as:
- Cns=[P/(1−A)]/[VDD*2*freq*A],
- where P=average power, A=internal memory switching activity, VDD=power supply voltage, and freq=operating frequency. A value for the total instrinsic capacitance can be obtained by extraction:
- Ctotal=Cnw+Cns+Cm+Cdcap,
- where Cm is the metal grid capacitance and Cdcap is the internal decoupling capacitance.
- An alternative to calculating the intrinsic capacitance is to model the memory and determine these values directly through tables based on actual Hspice simulation results.
- Referring again to FIG. 1,
step 34 describes the process for performing a decoupling capacitance calculation. The decoupling capacitance may be calculated as: - C dec =n×Q/(ΔVlim)
- where delta_Vlim=may be 10% of vdd, and Q is the current peak charge.
- The number of decoupling capacitors that need to be added to the current design, Cdcap, may be calculated as:
- Cdec−(Cn-well+Cns+Cpm)
- where Cn-well is the n-well capacitance characterized for each cells, Cns is the non-switching circuit capacitance, and Cpm is the power mesh capacitance.
- A fast-turn-around decoupling capacitance estimation and insertion flow in ASIC design for core noise avoidance has been disclosed. The present invention has been described in accordance with the embodiments shown, and one of ordinary skill in the art will readily recognize that there could be variations to the embodiments, and any variations would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.
Claims (27)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/407,065 US6807656B1 (en) | 2003-04-03 | 2003-04-03 | Decoupling capacitance estimation and insertion flow for ASIC designs |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/407,065 US6807656B1 (en) | 2003-04-03 | 2003-04-03 | Decoupling capacitance estimation and insertion flow for ASIC designs |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040199882A1 true US20040199882A1 (en) | 2004-10-07 |
US6807656B1 US6807656B1 (en) | 2004-10-19 |
Family
ID=33097463
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/407,065 Expired - Fee Related US6807656B1 (en) | 2003-04-03 | 2003-04-03 | Decoupling capacitance estimation and insertion flow for ASIC designs |
Country Status (1)
Country | Link |
---|---|
US (1) | US6807656B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060209614A1 (en) * | 2005-03-17 | 2006-09-21 | Nec Corporation | Method of designing layout of semiconductor integrated circuit and apparatus for doing the same |
US20070162879A1 (en) * | 2006-01-11 | 2007-07-12 | Vipin Kumar Tiwari | System and Method for Approximating Intrinsic Capacitance of an IC Block |
US20110239175A1 (en) * | 2006-07-31 | 2011-09-29 | Fujitsu Limited | Method and device for estimating simultaneous switching noise in semiconductor device, and storage medium |
US8365125B1 (en) | 2005-02-14 | 2013-01-29 | Cadence Design Systems, Inc. | Method and system for power distribution analysis |
US9805156B2 (en) * | 2013-12-27 | 2017-10-31 | Mentor Graphics Corporation | Selective parasitic extraction |
US10216870B2 (en) | 2016-01-13 | 2019-02-26 | International Business Machines Corporation | Methodology to prevent metal lines from current pulse damage |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6963204B2 (en) * | 2004-04-06 | 2005-11-08 | International Business Machines Corporation | Method to include delta-I noise on chip using lossy transmission line representation for the power mesh |
US7033883B2 (en) * | 2004-06-04 | 2006-04-25 | Faraday Technology Corp. | Placement method for decoupling capacitors |
JP4860123B2 (en) * | 2004-07-22 | 2012-01-25 | 富士通セミコンダクター株式会社 | Decoupling capacitance placement method |
US7302664B2 (en) * | 2005-02-10 | 2007-11-27 | International Business Machines Corporation | System and method for automatic insertion of on-chip decoupling capacitors |
US7533357B2 (en) * | 2006-06-02 | 2009-05-12 | International Business Machines Corporation | Method and apparatus to target pre-determined spatially varying voltage variation across the area of the VLSI power distribution system using frequency domain analysis |
US7600208B1 (en) * | 2007-01-31 | 2009-10-06 | Cadence Design Systems, Inc. | Automatic placement of decoupling capacitors |
US7877715B1 (en) * | 2008-03-28 | 2011-01-25 | Cadence Design Systems, Inc. | Method and apparatus to use physical design information to detect IR drop prone test patterns |
US7849433B2 (en) * | 2008-05-09 | 2010-12-07 | International Business Machines Corporation | Integrated circuit with uniform polysilicon perimeter density, method and design structure |
US7890906B2 (en) * | 2008-05-09 | 2011-02-15 | International Business Machines Corporation | Method of laying out integrated circuit design based on known polysilicon perimeter densities of individual cells |
US8077534B2 (en) * | 2008-07-31 | 2011-12-13 | International Business Machines Corporation | Adaptive noise suppression using a noise look-up table |
US20100085110A1 (en) * | 2008-10-08 | 2010-04-08 | Seagate Technology Llc | Integrated Circuit Active Power Supply Regulation |
CN101504681B (en) * | 2009-03-20 | 2010-09-08 | 东南大学 | Evaluation method for decoupling capacitor on ASIC sheet based on chain circuit |
US8438520B2 (en) | 2011-08-29 | 2013-05-07 | International Business Machines Corporation | Early decoupling capacitor optimization method for hierarchical circuit design |
JP6245295B2 (en) * | 2016-03-15 | 2017-12-13 | 日本電気株式会社 | Integrated circuit, design method thereof, design apparatus, design program |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5568395A (en) * | 1994-06-29 | 1996-10-22 | Lsi Logic Corporation | Modeling and estimating crosstalk noise and detecting false logic |
US20020022951A1 (en) * | 2000-03-17 | 2002-02-21 | Heijningen Marc Van | Method, apparatus and computer program product for determination of noise in mixed signal systems |
US6353248B1 (en) * | 1999-11-18 | 2002-03-05 | Infineon Technologies Ag | Optimized decoupling capacitor using lithographic dummy filler |
US6446016B1 (en) * | 1999-12-08 | 2002-09-03 | Intel Corporation | Sizing and insertion of decoupling capacitance |
US20020193959A1 (en) * | 2001-03-19 | 2002-12-19 | Wanek John D. | System and method of determining the noise sensitivity characterization for an unknown circuit |
US6523159B2 (en) * | 2001-01-16 | 2003-02-18 | International Business Machines Corporation | Method for adding decoupling capacitance during integrated circuit design |
US6539527B2 (en) * | 2001-03-19 | 2003-03-25 | Hewlett-Packard Company | System and method of determining the noise sensitivity of an integrated circuit |
US6618844B2 (en) * | 2000-10-02 | 2003-09-09 | International Business Machines Corporation | Method for evaluating decoupling capacitor placement for VLSI chips |
US6640331B2 (en) * | 2001-11-29 | 2003-10-28 | Sun Microsystems, Inc. | Decoupling capacitor assignment technique with respect to leakage power |
-
2003
- 2003-04-03 US US10/407,065 patent/US6807656B1/en not_active Expired - Fee Related
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5568395A (en) * | 1994-06-29 | 1996-10-22 | Lsi Logic Corporation | Modeling and estimating crosstalk noise and detecting false logic |
US6353248B1 (en) * | 1999-11-18 | 2002-03-05 | Infineon Technologies Ag | Optimized decoupling capacitor using lithographic dummy filler |
US6446016B1 (en) * | 1999-12-08 | 2002-09-03 | Intel Corporation | Sizing and insertion of decoupling capacitance |
US20020022951A1 (en) * | 2000-03-17 | 2002-02-21 | Heijningen Marc Van | Method, apparatus and computer program product for determination of noise in mixed signal systems |
US6618844B2 (en) * | 2000-10-02 | 2003-09-09 | International Business Machines Corporation | Method for evaluating decoupling capacitor placement for VLSI chips |
US6523159B2 (en) * | 2001-01-16 | 2003-02-18 | International Business Machines Corporation | Method for adding decoupling capacitance during integrated circuit design |
US20020193959A1 (en) * | 2001-03-19 | 2002-12-19 | Wanek John D. | System and method of determining the noise sensitivity characterization for an unknown circuit |
US6539527B2 (en) * | 2001-03-19 | 2003-03-25 | Hewlett-Packard Company | System and method of determining the noise sensitivity of an integrated circuit |
US6640331B2 (en) * | 2001-11-29 | 2003-10-28 | Sun Microsystems, Inc. | Decoupling capacitor assignment technique with respect to leakage power |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8365125B1 (en) | 2005-02-14 | 2013-01-29 | Cadence Design Systems, Inc. | Method and system for power distribution analysis |
US8370778B1 (en) | 2005-02-14 | 2013-02-05 | Cadence Design Systems, Inc. | Method and system for power distribution analysis |
US8370779B1 (en) * | 2005-02-14 | 2013-02-05 | Cadence Design Systems, Inc. | Method and system for power distribution analysis |
US8381151B1 (en) * | 2005-02-14 | 2013-02-19 | Cadence Design Systems, Inc. | Method and system for power distribution analysis |
US20060209614A1 (en) * | 2005-03-17 | 2006-09-21 | Nec Corporation | Method of designing layout of semiconductor integrated circuit and apparatus for doing the same |
US7458047B2 (en) * | 2005-03-17 | 2008-11-25 | Nec Corporation | Method of designing layout of semiconductor integrated circuit and apparatus for doing the same |
US20070162879A1 (en) * | 2006-01-11 | 2007-07-12 | Vipin Kumar Tiwari | System and Method for Approximating Intrinsic Capacitance of an IC Block |
US7549136B2 (en) * | 2006-01-11 | 2009-06-16 | Virage Logic Corp. | System and method for approximating intrinsic capacitance of an IC block |
US20110239175A1 (en) * | 2006-07-31 | 2011-09-29 | Fujitsu Limited | Method and device for estimating simultaneous switching noise in semiconductor device, and storage medium |
US8214785B2 (en) * | 2006-07-31 | 2012-07-03 | Fujitsu Limited | Method and device for estimating simultaneous switching noise in semiconductor device, and storage medium |
US9805156B2 (en) * | 2013-12-27 | 2017-10-31 | Mentor Graphics Corporation | Selective parasitic extraction |
US10216870B2 (en) | 2016-01-13 | 2019-02-26 | International Business Machines Corporation | Methodology to prevent metal lines from current pulse damage |
Also Published As
Publication number | Publication date |
---|---|
US6807656B1 (en) | 2004-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6807656B1 (en) | Decoupling capacitance estimation and insertion flow for ASIC designs | |
US7480875B2 (en) | Method of designing a semiconductor integrated circuit | |
US8539424B2 (en) | System and method for designing integrated circuits that employ adaptive voltage scaling optimization | |
Nithin et al. | Dynamic voltage (IR) drop analysis and design closure: Issues and challenges | |
US6363516B1 (en) | Method for hierarchical parasitic extraction of a CMOS design | |
US6832361B2 (en) | System and method for analyzing power distribution using static timing analysis | |
JP2011530763A5 (en) | ||
US7240304B2 (en) | Method for voltage drop analysis in integreted circuits | |
JP2006285960A (en) | Computing current in digital circuit based on accurate current model of library cell | |
JP2002222230A (en) | Unnecessary radiation optimizing method and unnecessary radiation analyzing method | |
US20100064272A1 (en) | System and method for supporting layout design of semiconductor integrated circuit | |
Lindgren et al. | Low power optimization technique for BDD mapped circuits | |
US6751744B1 (en) | Method of integrated circuit design checking using progressive individual network analysis | |
CN116227410A (en) | Circuit simulation method and device | |
Attarha et al. | Test pattern generation for signal integrity faults on long interconnects | |
Zachariah et al. | On modeling cross-talk faults [VLSI circuits] | |
US8250511B2 (en) | Designing apparatus, designing method, and designing program for semiconductor integrated circuit | |
Chen et al. | Reconfigurable ECO cells for timing closure and IR drop minimization | |
US7640152B2 (en) | Accurate pin-based memory power model using arc-based characterization | |
Mu | Power delivery system: Sufficiency, efficiency, and stability | |
US7747425B1 (en) | System and method for peak current modeling for an IC design | |
Lu et al. | On increasing signal integrity with minimal decap insertion in area-array SoC floorplan design | |
JP2000194734A (en) | Back annotation method for semiconductor integrated circuit | |
JP2008123458A (en) | Method for designing semiconductor integrated circuit | |
Sofer et al. | Power distribution network analysis in Deep Submicron Designs |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LSI LOGIC CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CAO, LIHUI;SUBBARAO, PRASAD;GRADIN, DAVID;AND OTHERS;REEL/FRAME:014555/0075;SIGNING DATES FROM 20030915 TO 20030921 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:LSI LOGIC CORPORATION;REEL/FRAME:033102/0270 Effective date: 20070406 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388 Effective date: 20140814 |
|
AS | Assignment |
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20161019 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
AS | Assignment |
Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;BROADCOM CORPORATION;REEL/FRAME:044887/0109 Effective date: 20171208 |
|
AS | Assignment |
Owner name: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERA Free format text: SECURITY INTEREST;ASSIGNORS:HILCO PATENT ACQUISITION 56, LLC;BELL SEMICONDUCTOR, LLC;BELL NORTHERN RESEARCH, LLC;REEL/FRAME:045216/0020 Effective date: 20180124 |
|
AS | Assignment |
Owner name: BELL NORTHERN RESEARCH, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059720/0223 Effective date: 20220401 Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059720/0223 Effective date: 20220401 Owner name: HILCO PATENT ACQUISITION 56, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059720/0223 Effective date: 20220401 |