US20040178449A1 - Silicon-on-insulator comprising integrated circuitry and methods of forming silicon-on-insulator circuitry - Google Patents
Silicon-on-insulator comprising integrated circuitry and methods of forming silicon-on-insulator circuitry Download PDFInfo
- Publication number
- US20040178449A1 US20040178449A1 US10/809,420 US80942004A US2004178449A1 US 20040178449 A1 US20040178449 A1 US 20040178449A1 US 80942004 A US80942004 A US 80942004A US 2004178449 A1 US2004178449 A1 US 2004178449A1
- Authority
- US
- United States
- Prior art keywords
- silicon
- layer
- insulator
- circuitry
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000012212 insulator Substances 0.000 title claims abstract description 86
- 238000000034 method Methods 0.000 title claims abstract description 68
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 54
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 54
- 239000010703 silicon Substances 0.000 claims abstract description 54
- 230000005669 field effect Effects 0.000 claims abstract description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 82
- 239000000758 substrate Substances 0.000 claims description 44
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 40
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 40
- 239000000377 silicon dioxide Substances 0.000 claims description 39
- 235000012239 silicon dioxide Nutrition 0.000 claims description 39
- 238000005304 joining Methods 0.000 claims description 17
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 claims description 8
- 239000011800 void material Substances 0.000 claims description 7
- 238000005229 chemical vapour deposition Methods 0.000 claims description 5
- 229910021419 crystalline silicon Inorganic materials 0.000 claims description 3
- 150000004767 nitrides Chemical class 0.000 claims description 3
- 230000001590 oxidative effect Effects 0.000 claims description 3
- 238000004519 manufacturing process Methods 0.000 abstract description 3
- 235000012431 wafers Nutrition 0.000 description 37
- 239000000463 material Substances 0.000 description 8
- 238000010276 construction Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 238000000429 assembly Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000000137 annealing Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000012634 fragment Substances 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000003949 trap density measurement Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76256—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
Definitions
- This invention relates to silicon-on-insulator comprising integrated circuitry and to methods of forming silicon-on-insulator comprising integrated circuitry, including wafer bonding methods.
- Floating body effect or voltage is determined by forward current leakage to the source and reverse leakage to the drain.
- One known prior art method of reducing the floating body effect is to increase the source/drain junction forward bias current, thus resulting in any charge build-up in the body promptly being discharged to the source.
- the invention includes silicon-on-insulator comprising integrated circuitry and methods of forming silicon-on-insulator circuitry, including wafer bonding methods.
- a wafer bonding method of forming silicon-on-insulator comprising integrated circuitry includes nitridizing at least a portion of an outer surface of silicon of a device wafer. After the nitridizing, the device wafer is joined with a handle wafer.
- a method of forming silicon-on-insulator comprising integrated circuitry includes nitridizing an interface of the silicon comprising layer of silicon-on-insulator circuitry with the insulator layer of the silicon-on-insulator circuitry. After the nitridizing, a field effect transistor gate is formed operably proximate the silicon comprising layer.
- a method of forming silicon-on-insulator comprising integrated circuitry includes forming the silicon comprising layer of the silicon-on-insulator circuitry.
- a pair of source/drain regions are formed in the silicon comprising layer and a channel region is formed in the silicon comprising layer which is received intermediate the source/drain regions.
- a transistor gate is formed operably proximate the channel region.
- the insulator layer of the silicon-on-insulator circuitry is formed.
- the insulator layer is formed to comprise a first silicon dioxide comprising region in contact with the silicon comprising layer and running along at least a portion of the channel region between the source/drain regions.
- a silicon nitride comprising region is formed in contact with the first silicon dioxide comprising region and runs along at least a portion of the channel region.
- a second silicon dioxide comprising region is formed in contact with the silicon nitride comprising region. The silicon nitride comprising region is received intermediate the first and second silicon dioxide comprising regions.
- Integrated circuitry is also contemplated regardless of the method of fabrication.
- FIG. 1 is a diagrammatic view of a wafer in process in accordance with an aspect of the invention.
- FIG. 2 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 1.
- FIG. 3 is a view of the FIG. 2 wafer at a processing step subsequent to that shown by FIG. 2.
- FIG. 4 is a view of the FIG. 3 wafer at a processing step subsequent to that shown by FIG. 3, and positioned relative to another wafer.
- FIG. 6 is an enlarged diagrammatic sectional view of a portion of the joined wafers of FIG. 5 after subsequent processing.
- FIG. 7 is a view of an alternate embodiment to that depicted by FIG. 6.
- FIG. 8 is a view of another alternate embodiment to that depicted by FIG. 6.
- FIG. 9 is a view of still another alternate embodiment to that depicted by FIG. 6.
- FIG. 1 depicts a device wafer or first substrate 10 .
- a device wafer or first substrate 10 Preferably, such comprises a bulk monocrystalline silicon substrate 12 .
- semiconductor substrate or “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials).
- substrate refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. Also in the context of this document, the term “layer” encompasses both the singular and the plural unless otherwise indicated.
- Substrate 12 includes an outer surface 14 . Some portion 15 thereof is intended to be joined with another substrate, as will be apparent from the continuing discussion in a preferred wafer bonding method of forming silicon-on-insulator comprising integrated circuitry. In the depicted and preferred embodiment, outer surface 14 comprises crystalline silicon.
- nitridizing might include any one or combination of ion implanting, direct plasma nitridation, remote plasma nitridation, and chemical vapor deposition.
- the nitridation might also be conducted to be void of either direct or remote nitrogen containing plasma exposure, for example by furnace annealing in a nitrogen containing atmosphere.
- Example nitrogen containing species for any of the above include N 2 , NO x , NH 3 and N 2 O.
- a preferred thickness for region 16 is from about 5 Angstroms to about 50 Angstroms.
- nitride comprising layer 16 is oxidized, preferably to form a silicon dioxide or silicon oxynitride layer 18 .
- nitride comprising layer 16 has a thickness of from about 5 Angstroms to about 50 Angstroms at the conclusion of the oxidizing.
- An exemplary thickness for oxide layer 18 is from about 50 Angstroms to about 500 Angstroms.
- device wafer or first substrate 10 is depicted diagrammatically proximate a handle wafer or second substrate 20 .
- Second substrate 20 also preferably comprises a bulk monocrystalline silicon substrate 22 which has been oxidized to form a silicon dioxide comprising layer 24 .
- An example process for forming layer 24 includes thermal growth or deposition, for example by CVD.
- handle wafer 20 can be considered as comprising a silicon dioxide comprising surface 25 .
- device wafer 10 is joined with handle wafer 20 , with the preferred embodiment depicting joining device wafer 10 with silicon dioxide comprising surface 25 of handle wafer 20 .
- Such aspect includes a wafer bonding method of forming silicon-on-insulator comprising integrated circuitry whereby the method comprises nitridizing at least a portion of an outer surface of silicon of a device wafer. Thereafter, the device wafer is joined with the handle wafer and regardless of what subsequent processing occurs to finally form integrated circuitry.
- One exemplary method to bond substrate 10 with substrate 20 includes applying a suitable high voltage with opposite polarity on the device wafer and on the handle wafer. Pressing the substrates together at elevated temperature and pressure can also result in a suitable bonding. Further, by way of example only and if the oxide layer is very thin, a thermal oxidation can be conducted while pressing them together a high pressure.
- layers/regions 16 / 18 / 24 comprise an insulator layer 42 of the silicon-on-insulator circuitry which contacts silicon comprising layer 12 .
- Source/drain regions 32 and 34 extend to be in contact with insulator layer 42 .
- source/drain regions 32 and 34 and transistor gate construction 36 form a channel region 44 which is received intermediate the source/drain regions, and in the preferred embodiment, is partially depleted (not extending completely through the thickness of silicon comprising layer 12 ) in operation, as shown.
- nitridized portion 16 is received intermediate source/drain regions 32 , 34 and silicon dioxide 18 / 24 .
- Silicon nitride comprising region 16 ideally has greater leakage current characteristics whereby increased leakage current can occur across that portion of silicon comprising layer 12 received between source/drain regions 32 and 34 than would otherwise occur in the absence of silicon nitride comprising region 16 .
- source/drain forward bias current and leakage are increased, which preferably increases trap density and reduces carrier lifetime, which results in higher junction current.
- the invention also contemplates nitridizing at least a portion of an outer surface of silicon dioxide comprising layer 24 of handle wafer 20 with or without any nitridation or oxidation of any portion of the outer surface of device wafer 10 .
- the outer surface of the device wafer to which the handle wafer is joined might comprise crystalline silicon, silicon nitride and/or silicon dioxide.
- the invention also contemplates a lesser preferred embodiment wherein the nitridizing of the interface occurs after forming the joined substrate.
- the FIG. 6 construction might be formed by conducting an ion implant after joining to form silicon nitride comprising region 16 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Thin Film Transistor (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Non-Volatile Memory (AREA)
Abstract
A wafer bonding method of forming silicon-on-insulator comprising integrated circuitry includes nitridizing at least a portion of an outer surface of silicon of a device wafer. After the nitridizing, the device wafer is joined with a handle wafer. A method of forming silicon-on-insulator comprising integrated circuitry includes nitridizing an interface of the silicon comprising layer of silicon-on-insulator circuitry with the insulator layer of the silicon-on-insulator circuitry. After the nitridizing, a field effect transistor gate is formed operably proximate the silicon comprising layer. Other methods are disclosed. Integrated circuitry is contemplated regardless of the method of fabrication.
Description
- This invention relates to silicon-on-insulator comprising integrated circuitry and to methods of forming silicon-on-insulator comprising integrated circuitry, including wafer bonding methods.
- A problem which motivated the invention related to overcoming undesired floating body effects inherent in silicon-on-insulator field effect transistors. Such is characterized by channel region voltage inherently floating during operation, thereby affecting the threshold voltage and operation consistency of the transistor. Floating body effect typically is not an issue in bulk semiconductor circuitry, as the bulk substrate is tied or held to a specific voltage such that the substrate voltage and threshold voltage are not allowed to float. However in silicon-on-insulator field effect transistors, such does not presently occur and is particularly problematic in what are known as partially depleted silicon-on-insulator transistors. A partially depleted silicon-on-insulator transistor has its channel region only partially extending through the thickness of the silicon layer beneath the transistor gate. Factors which determine whether a field effect transistor is partially or fully depleted include the thickness of the silicon layer and the thickness of the source/drain region within the silicon layer.
- Floating body effect or voltage is determined by forward current leakage to the source and reverse leakage to the drain. One known prior art method of reducing the floating body effect is to increase the source/drain junction forward bias current, thus resulting in any charge build-up in the body promptly being discharged to the source.
- The following invention was motivated in addressing the above identified problems, although such is in no way so limited. The invention is limited only by the accompanying claims as literally worded without limiting reference to the specification, and in accordance with the doctrine of equivalents.
- The invention includes silicon-on-insulator comprising integrated circuitry and methods of forming silicon-on-insulator circuitry, including wafer bonding methods. In one implementation, a wafer bonding method of forming silicon-on-insulator comprising integrated circuitry includes nitridizing at least a portion of an outer surface of silicon of a device wafer. After the nitridizing, the device wafer is joined with a handle wafer.
- In one implementation, a method of forming silicon-on-insulator comprising integrated circuitry includes nitridizing an interface of the silicon comprising layer of silicon-on-insulator circuitry with the insulator layer of the silicon-on-insulator circuitry. After the nitridizing, a field effect transistor gate is formed operably proximate the silicon comprising layer.
- In one implementation, a method of forming silicon-on-insulator comprising integrated circuitry includes forming the silicon comprising layer of the silicon-on-insulator circuitry. A pair of source/drain regions are formed in the silicon comprising layer and a channel region is formed in the silicon comprising layer which is received intermediate the source/drain regions. A transistor gate is formed operably proximate the channel region. The insulator layer of the silicon-on-insulator circuitry is formed. The insulator layer is formed to comprise a first silicon dioxide comprising region in contact with the silicon comprising layer and running along at least a portion of the channel region between the source/drain regions. A silicon nitride comprising region is formed in contact with the first silicon dioxide comprising region and runs along at least a portion of the channel region. A second silicon dioxide comprising region is formed in contact with the silicon nitride comprising region. The silicon nitride comprising region is received intermediate the first and second silicon dioxide comprising regions.
- Integrated circuitry is also contemplated regardless of the method of fabrication.
- Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
- FIG. 1 is a diagrammatic view of a wafer in process in accordance with an aspect of the invention.
- FIG. 2 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 1.
- FIG. 3 is a view of the FIG. 2 wafer at a processing step subsequent to that shown by FIG. 2.
- FIG. 4 is a view of the FIG. 3 wafer at a processing step subsequent to that shown by FIG. 3, and positioned relative to another wafer.
- FIG. 5 is a view of the FIG. 4 wafers at a processing step subsequent to that shown by FIG. 4.
- FIG. 6 is an enlarged diagrammatic sectional view of a portion of the joined wafers of FIG. 5 after subsequent processing.
- FIG. 7 is a view of an alternate embodiment to that depicted by FIG. 6.
- FIG. 8 is a view of another alternate embodiment to that depicted by FIG. 6.
- FIG. 9 is a view of still another alternate embodiment to that depicted by FIG. 6.
- This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
- A first embodiment of a method of forming silicon-on-insulator comprising integrated circuitry is described with reference to FIGS. 1-6, and comprises a wafer bonding method. FIG. 1 depicts a device wafer or
first substrate 10. Preferably, such comprises a bulkmonocrystalline silicon substrate 12. In the context of this document, the term “semiconductor substrate” or “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. Also in the context of this document, the term “layer” encompasses both the singular and the plural unless otherwise indicated.Substrate 12 includes anouter surface 14. Someportion 15 thereof is intended to be joined with another substrate, as will be apparent from the continuing discussion in a preferred wafer bonding method of forming silicon-on-insulator comprising integrated circuitry. In the depicted and preferred embodiment,outer surface 14 comprises crystalline silicon. - Referring to FIG. 2, at least a portion of outer silicon surface of
device wafer 10 is nitridized, with the depictedportion including portion 15 and all ofouter surface 14, to form a siliconnitride comprising region 16. By way of example only, such nitridizing might include any one or combination of ion implanting, direct plasma nitridation, remote plasma nitridation, and chemical vapor deposition. The nitridation might also be conducted to be void of either direct or remote nitrogen containing plasma exposure, for example by furnace annealing in a nitrogen containing atmosphere. Example nitrogen containing species for any of the above include N2, NOx, NH3 and N2O. A preferred thickness forregion 16 is from about 5 Angstroms to about 50 Angstroms. - Referring to FIG. 3, at least a portion of
nitride comprising layer 16 is oxidized, preferably to form a silicon dioxide orsilicon oxynitride layer 18. In one preferred embodiment,nitride comprising layer 16 has a thickness of from about 5 Angstroms to about 50 Angstroms at the conclusion of the oxidizing. An exemplary thickness foroxide layer 18 is from about 50 Angstroms to about 500 Angstroms. - Referring to FIG. 4, device wafer or
first substrate 10 is depicted diagrammatically proximate a handle wafer orsecond substrate 20.Second substrate 20 also preferably comprises a bulkmonocrystalline silicon substrate 22 which has been oxidized to form a silicondioxide comprising layer 24. An example process for forminglayer 24 includes thermal growth or deposition, for example by CVD. For purposes of the continuing discussion,handle wafer 20 can be considered as comprising a silicondioxide comprising surface 25. - Referring to FIG. 5,
device wafer 10 is joined withhandle wafer 20, with the preferred embodiment depicting joiningdevice wafer 10 with silicondioxide comprising surface 25 ofhandle wafer 20. Such forms a joinedsubstrate 30. Such comprises but one preferred embodiment of an aspect of the invention. Such aspect includes a wafer bonding method of forming silicon-on-insulator comprising integrated circuitry whereby the method comprises nitridizing at least a portion of an outer surface of silicon of a device wafer. Thereafter, the device wafer is joined with the handle wafer and regardless of what subsequent processing occurs to finally form integrated circuitry. One exemplary method to bondsubstrate 10 withsubstrate 20 includes applying a suitable high voltage with opposite polarity on the device wafer and on the handle wafer. Pressing the substrates together at elevated temperature and pressure can also result in a suitable bonding. Further, by way of example only and if the oxide layer is very thin, a thermal oxidation can be conducted while pressing them together a high pressure. - The most preferred embodiment ultimately includes forming the integrated circuitry to comprise a silicon-on-insulator field effect transistor, for example and by way of example only, that depicted by FIG. 6. FIG. 6 depicts joined
substrate 30 having been polished or otherwise etched back to form the depictedsilicon comprising material 12 from what was theindependent device wafer 10. Further thinning of joinedsubstrate 30 can be accomplished by polishing or chemical/etching means, if desired. An exemplarythickness form material 12 in FIG. 6 is from about 1000 Angstroms to about 2000 Angstroms. A pair of source/drain regions silicon comprising layer 12. Agate construction 36 overliessilicon comprising layer 12 intermediate source/drain regions gate dielectric layer 38,insulative sidewall spacers 40, and a conductivetransistor gate region 41. Exemplary materials forlayers gate region 41 including conductively doped polysilicon and silicides. - In the depicted and preferred embodiment, layers/
regions 16/18/24 comprise aninsulator layer 42 of the silicon-on-insulator circuitry which contactssilicon comprising layer 12. Such results in the formation of aninterface 43 ofsilicon comprising layer 12 of the silicon-on-insulator circuitry withinsulator layer 42 of the silicon-on-insulator circuitry. Source/drain regions insulator layer 42. Also in the depicted and preferred embodiment, source/drain regions transistor gate construction 36 form achannel region 44 which is received intermediate the source/drain regions, and in the preferred embodiment, is partially depleted (not extending completely through the thickness of silicon comprising layer 12) in operation, as shown. Regardless,nitridized portion 16 is received intermediate source/drain regions silicon dioxide 18/24. Siliconnitride comprising region 16 ideally has greater leakage current characteristics whereby increased leakage current can occur across that portion ofsilicon comprising layer 12 received between source/drain regions nitride comprising region 16. Alternately considered, and in no way by means of limitation, source/drain forward bias current and leakage are increased, which preferably increases trap density and reduces carrier lifetime, which results in higher junction current. - The above describes but one exemplary preferred embodiment of nitridizing an interface of a silicon comprising layer of silicon-on-insulator circuitry with an insulator of the silicon-on-insulator circuitry. After such nitridizing, a field effect transistor gate is formed operably proximate the silicon nitride comprising layer. The above-described preferred embodiment comprises forming the circuitry by joining a first substrate comprising the silicon comprising layer with a second substrate comprising the insulator layer to form a joined substrate. In the above-described depicted preferred embodiment, the nitridizing includes nitridizing at least one of the first and second substrates prior to the joining. Accordingly, either or both of the substrates could be nitridized prior to the joining. By way of example only, the invention also contemplates nitridizing at least a portion of an outer surface of silicon
dioxide comprising layer 24 ofhandle wafer 20 with or without any nitridation or oxidation of any portion of the outer surface ofdevice wafer 10. Accordingly, in such embodiment, the outer surface of the device wafer to which the handle wafer is joined might comprise crystalline silicon, silicon nitride and/or silicon dioxide. - The invention also contemplates a lesser preferred embodiment wherein the nitridizing of the interface occurs after forming the joined substrate. For example, the FIG. 6 construction might be formed by conducting an ion implant after joining to form silicon
nitride comprising region 16. - Regardless of the method of fabrication, the invention also contemplates silicon-on-insulator comprising integrated circuitry, by way of example only, such as the integrated circuitry depicted by FIG. 6. The invention contemplates a substrate comprising an insulator layer of silicon-on-insulator circuitry where such insulator layer comprises silicon dioxide. The silicon-on-insulator circuitry comprises a semiconductive silicon comprising layer received proximate the insulator layer, with the silicon comprising layer comprising a pair of source/drain regions formed therein and a channel region formed therein which is received intermediate the source/drain regions. A transistor gate is received operably proximate the channel region. A silicon nitride comprising region is received intermediate the silicon dioxide comprising layer and the source/drain regions, and runs along at least a portion of the channel region between the source/drain regions.
- FIG. 6 depicts a construction whereby a silicon
nitride comprising region 16 runs entirely along and against the channel region between the source/drain regions. FIGS. 7 and 8 depictalternate embodiments 30 a and 30 b comprising alternate siliconnitride comprising regions channel region 44 between source/drain regions - Further by way of example only, FIG. 9 depicts an alternate construction contemplated in both a method and in circuitry independent of the method in accordance with aspects of the invention. FIG. 9 depicts a
wafer fragment 30 c comprising an alternate embodiment siliconnitride comprising region 16 c. Such could, by way of example only, be formed by any of the nitridation and joining methods described above. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated with the suffix “c”.Insulator layer 42 c is formed to comprise a first silicondioxide comprising region 50 in contact withsilicon comprising layer 12 and running along at least a portion ofchannel region 44 between source/drain regions region 50 is from about 10 Angstroms to 30 Angstroms. Siliconnitride comprising region 16 c is formed in contact with first silicondioxide comprising region 50 and runs along at least a portion ofchannel region 44. A second silicondioxide comprising region 52 is formed in contact with siliconnitride comprising region 16 c, with siliconnitride comprising region 16 c being received intermediate first silicondioxide comprising region 50 and second silicondioxide comprising region 52. - In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Claims (61)
1. Silicon-on-insulator comprising integrated circuitry, comprising:
a substrate comprising an insulator layer of silicon-on-insulator circuitry, the insulator layer comprising silicon dioxide;
a semiconductive silicon comprising layer of the silicon-on-insulator circuitry, the silicon comprising layer being received proximate the insulator layer, the silicon comprising layer comprising a pair of source/drain regions formed therein and a channel region formed therein which is received intermediate the source/drain regions;
a transistor gate received operably proximate the channel region; and
a silicon nitride comprising region received intermediate the silicon dioxide comprising layer and the source/drain regions and running along at least a portion of the channel region between the source/drain regions.
2. The circuitry of claim 1 wherein the silicon nitride comprising region runs along only a portion of the channel region between the source/drain regions.
3. The circuitry of claim 1 wherein the silicon nitride comprising region runs entirely along the channel region between the source/drain regions.
4. The circuitry of claim 1 wherein the silicon comprising layer contacts the insulator layer, and the source/drain regions extend to the insulator layer.
5. The circuitry of claim 1 wherein,
the silicon nitride comprising region runs entirely along the channel region between the source/drain regions; and
the silicon comprising layer contacts the insulator layer, and the source/drain regions extend to the insulator layer.
6. The circuitry of claim 1 wherein the silicon nitride comprising region has a thickness of from about 10 Angstroms to about 50 Angstroms.
7. Silicon-on-insulator comprising integrated circuitry, comprising:
a substrate comprising an insulator layer of silicon-on-insulator circuitry, the insulator layer comprising silicon dioxide;
a semiconductive silicon comprising layer of the silicon-on-insulator circuitry, the silicon comprising layer being received on the insulator layer, the silicon comprising layer comprising a pair of source/drain regions formed therein and extending to the insulator layer, the silicon comprising layer comprising a partially depleted channel region formed therein which is received intermediate the source/drain regions;
a transistor gate received operably proximate the channel region; and
a silicon nitride comprising region received intermediate the silicon dioxide comprising layer and the source/drain regions and running along at least a portion of the channel region between the source/drain regions.
8. The circuitry of claim 7 wherein the silicon nitride comprising region runs along only a portion of the channel region between the source/drain regions.
9. The circuitry of claim 7 wherein the silicon nitride comprising region runs entirely along the channel region between the source/drain regions.
10. The circuitry of claim 7 wherein the silicon nitride comprising region has a thickness of from about 10 Angstroms to about 50 Angstroms.
11. Silicon-on-insulator comprising integrated circuitry, comprising:
a substrate comprising a semiconductive silicon comprising layer of silicon-on-insulator circuitry, the silicon comprising layer comprising a pair of source/drain regions formed therein and a channel region formed therein which is received intermediate the source/drain regions;
a transistor gate received operably proximate the channel region; and
an insulator layer of the silicon-on-insulator circuitry received on the silicon comprising layer, the insulator layer comprising a first silicon dioxide comprising region in contact with the silicon comprising layer and running along at least a portion of the channel region between the source/drain regions, a silicon nitride comprising region in contact with the first silicon dioxide comprising region and running along at least a portion of the channel region, and a second silicon dioxide comprising region in contact with the silicon nitride comprising region, the silicon nitride comprising region being received intermediate the first and second silicon dioxide comprising regions.
12. The circuitry of claim 11 wherein the silicon nitride comprising region runs along only a portion of the channel region between the source/drain regions.
13. The circuitry of claim 11 wherein the silicon nitride comprising region runs entirely along the channel region between the source/drain regions.
14. The circuitry of claim 11 wherein the silicon nitride comprising region has a thickness of from about 10 Angstroms to about 50 Angstroms.
15. The circuitry of claim 11 wherein the first silicon dioxide comprising region has a thickness of from about 10 Angstroms to about 30 Angstroms.
16. The circuitry of claim 11 wherein the source/drain regions extend to the insulator layer.
17. A method of forming silicon-on-insulator comprising integrated circuitry, comprising:
nitridizing an interface of the silicon comprising layer of silicon-on-insulator circuitry with the insulator layer of the silicon-on-insulator circuitry; and
after the nitridizing, forming a field effect transistor gate operably proximate the silicon comprising layer.
18. The method of claim 17 comprising forming said circuitry by joining a first substrate comprising the silicon comprising layer with a second substrate comprising the insulator layer, the nitridizing comprising nitridizing at least one of the first and second substrates prior to the joining.
19. The method of claim 18 wherein the nitridizing comprises chemical vapor deposition.
20. The method of claim 17 comprising forming said circuitry by joining a first substrate comprising the silicon comprising layer with a second substrate comprising the insulator layer to form a joined substrate, the nitridizing comprising nitridizing after forming the joined substrate.
21. The method of claim 17 wherein the nitridizing comprises ion implanting.
22. The method of claim 17 wherein the nitridizing comprises direct plasma nitridation.
23. The method of claim 17 wherein the nitridizing comprises remote plasma nitridation.
24. The method of claim 17 wherein the nitridation is void of either direct or remote nitrogen containing plasma exposure.
25. A wafer bonding method of forming silicon-on-insulator comprising integrated circuitry, comprising:
nitridizing at least a portion of an outer surface of silicon of a device wafer; and
after the nitridizing, joining the device wafer with a handle wafer.
26. The method of claim 25 further comprising oxidizing at least the nitridized portion prior to the joining.
27. The method of claim 25 comprising forming the integrated circuitry to comprise a silicon-on-insulator field effect transistor.
28. The method of claim 25 wherein the nitridizing comprises ion implanting.
29. The method of claim 25 wherein the nitridizing comprises direct plasma nitridation.
30. The method of claim 25 wherein the nitridizing comprises remote plasma nitridation.
31. The method of claim 25 wherein the nitridizing comprises chemical vapor deposition.
32. The method of claim 25 wherein the nitridation is void of either direct or remote nitrogen containing plasma exposure.
33. A wafer bonding method of forming silicon-on-insulator comprising integrated circuitry, comprising:
nitridizing at least a portion of an outer surface of silicon of a device wafer;
after the nitridizing, joining the device wafer with a silicon dioxide comprising surface of a handle wafer;
forming a pair of source/drain regions separated by a channel region within the silicon, the nitridized portion being received intermediate the source/drain regions and the silicon dioxide comprising surface; and
forming a field effect transistor gate operably proximate the channel region.
34. The method of claim 33 further comprising oxidizing at least the nitridized portion prior to the joining.
35. The method of claim 33 wherein the nitridizing comprises ion implanting.
36. The method of claim 33 wherein the nitridizing comprises direct plasma nitridation.
37. The method of claim 33 wherein the nitridizing comprises remote plasma nitridation.
38. The method of claim 33 wherein the nitridizing comprises chemical vapor deposition.
39. The method of claim 33 wherein the nitridation is void of either direct or remote nitrogen containing plasma exposure.
40. A wafer bonding method of forming silicon-on-insulator comprising integrated circuitry, comprising:
forming silicon dioxide on at least a portion of an outer surface of a handle wafer;
nitridizing at least a portion of an outer surface of the silicon dioxide;
after the nitridizing, joining the handle wafer with an outer surface of a device wafer;
forming a pair of source/drain regions separated by a channel region within the silicon, the nitridized portion being received intermediate the source/drain regions and the silicon dioxide; and
forming a field effect transistor gate operably proximate the channel region.
41. The method of claim 40 wherein the outer surface of the device wafer to which the handle wafer is joined comprises crystalline silicon.
42. The method of claim 40 wherein the outer surface of the device wafer to which the handle wafer is joined comprises silicon nitride.
43. The method of claim 40 wherein the outer surface of the device wafer to which the handle wafer is joined comprises silicon dioxide.
44. The method of claim 40 wherein the nitridizing comprises ion implanting.
45. The method of claim 40 wherein the nitridizing comprises direct plasma nitridation.
46. The method of claim 40 wherein the nitridizing comprises remote plasma nitridation.
47. The method of claim. 40 wherein the nitridizing comprises chemical vapor deposition.
48. The method of claim 40 wherein the nitridation is void of either direct or remote nitride containing plasma exposure.
49. A method of forming silicon-on-insulator comprising integrated circuitry, comprising:
forming the silicon comprising layer of the silicon-on-insulator circuitry;
forming a pair of source/drain regions in the silicon comprising layer and a channel region in the silicon comprising layer which is received intermediate the source/drain regions;
forming a transistor gate operably proximate the channel region;
forming the insulator layer of the silicon-on-insulator circuitry, the insulator layer being formed to comprise a first silicon dioxide comprising region in contact with the silicon comprising layer and running along at least a portion of the channel region between the source/drain regions, a silicon nitride comprising region in contact with the first silicon dioxide comprising region and running along at least a portion of the channel region, and a second silicon dioxide comprising region in contact with the silicon nitride comprising region, the silicon nitride comprising region being received intermediate the first and second silicon dioxide comprising regions.
50. The method of claim 49 comprising forming said circuitry by joining a first substrate comprising the silicon comprising layer with a second substrate comprising the insulator layer, forming the silicon nitride comprising region comprising nitridizing at least one of the first and second substrates prior to the joining.
51. The method of claim 50 wherein the nitridizing comprises ion implanting.
52. The method of claim 50 wherein the nitridizing comprises direct plasma nitridation.
53. The method of claim 50 wherein the nitridizing comprises remote plasma nitridation.
54. The method of claim 50 wherein the nitridation is void of either direct or remote nitrogen containing plasma exposure.
55. The method of claim 49 comprising forming said circuitry by joining a first substrate comprising the silicon comprising layer with a second substrate comprising the insulator layer to form a joined substrate, forming the silicon nitride comprising region comprising nitridizing after forming the joined substrate.
56. The method of claim 55 wherein the nitridizing comprises ion implanting.
57. The method of claim 55 wherein the nitridizing comprises direct plasma nitridation.
58. The method of claim 55 wherein the nitridizing comprises remote plasma nitridation.
59. The method of claim 55 wherein the nitridation is void of either direct or remote nitrogen containing plasma exposure.
60. The method of claim 55 comprising forming the silicon nitride comprising region to have a thickness of from about 10 Angstroms to about 50 Angstroms.
61. The method of claim 55 comprising forming the first silicon dioxide comprising region to have a thickness of from about 10 Angstroms to about 50 Angstroms.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/809,420 US20040178449A1 (en) | 2002-01-16 | 2004-03-26 | Silicon-on-insulator comprising integrated circuitry and methods of forming silicon-on-insulator circuitry |
US11/013,377 US6936894B2 (en) | 2002-01-16 | 2004-12-17 | Silicon-on-insulator comprising integrated circuitry |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/051,981 US20030134486A1 (en) | 2002-01-16 | 2002-01-16 | Semiconductor-on-insulator comprising integrated circuitry |
US10/809,420 US20040178449A1 (en) | 2002-01-16 | 2004-03-26 | Silicon-on-insulator comprising integrated circuitry and methods of forming silicon-on-insulator circuitry |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/051,981 Continuation US20030134486A1 (en) | 2002-01-16 | 2002-01-16 | Semiconductor-on-insulator comprising integrated circuitry |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/013,377 Continuation US6936894B2 (en) | 2002-01-16 | 2004-12-17 | Silicon-on-insulator comprising integrated circuitry |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040178449A1 true US20040178449A1 (en) | 2004-09-16 |
Family
ID=21974620
Family Applications (7)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/051,981 Abandoned US20030134486A1 (en) | 2002-01-16 | 2002-01-16 | Semiconductor-on-insulator comprising integrated circuitry |
US10/340,126 Expired - Fee Related US6864155B2 (en) | 2002-01-16 | 2003-01-10 | Methods of forming silicon-on-insulator comprising integrated circuitry, and wafer bonding methods of forming silicon-on-insulator comprising integrated circuitry |
US10/607,869 Expired - Lifetime US6974757B2 (en) | 2002-01-16 | 2003-06-27 | Method of forming silicon-on-insulator comprising integrated circuitry |
US10/735,355 Expired - Fee Related US6984570B2 (en) | 2002-01-16 | 2003-12-12 | Wafer bonding method of forming silicon-on-insulator comprising integrated circuitry |
US10/749,659 Expired - Lifetime US6903420B2 (en) | 2002-01-16 | 2003-12-30 | Silicon-on-insulator comprising integrated circuitry |
US10/809,420 Abandoned US20040178449A1 (en) | 2002-01-16 | 2004-03-26 | Silicon-on-insulator comprising integrated circuitry and methods of forming silicon-on-insulator circuitry |
US11/013,377 Expired - Lifetime US6936894B2 (en) | 2002-01-16 | 2004-12-17 | Silicon-on-insulator comprising integrated circuitry |
Family Applications Before (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/051,981 Abandoned US20030134486A1 (en) | 2002-01-16 | 2002-01-16 | Semiconductor-on-insulator comprising integrated circuitry |
US10/340,126 Expired - Fee Related US6864155B2 (en) | 2002-01-16 | 2003-01-10 | Methods of forming silicon-on-insulator comprising integrated circuitry, and wafer bonding methods of forming silicon-on-insulator comprising integrated circuitry |
US10/607,869 Expired - Lifetime US6974757B2 (en) | 2002-01-16 | 2003-06-27 | Method of forming silicon-on-insulator comprising integrated circuitry |
US10/735,355 Expired - Fee Related US6984570B2 (en) | 2002-01-16 | 2003-12-12 | Wafer bonding method of forming silicon-on-insulator comprising integrated circuitry |
US10/749,659 Expired - Lifetime US6903420B2 (en) | 2002-01-16 | 2003-12-30 | Silicon-on-insulator comprising integrated circuitry |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/013,377 Expired - Lifetime US6936894B2 (en) | 2002-01-16 | 2004-12-17 | Silicon-on-insulator comprising integrated circuitry |
Country Status (1)
Country | Link |
---|---|
US (7) | US20030134486A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090111243A1 (en) * | 2007-10-26 | 2009-04-30 | Didier Landru | Soi substrates with a fine buried insulating layer |
US20100038686A1 (en) * | 2008-08-14 | 2010-02-18 | Advanced Micro Devices, Inc. | Soi substrates and devices on soi substrates having a silicon nitride diffusion inhibition layer and methods for fabricating |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6297548B1 (en) | 1998-06-30 | 2001-10-02 | Micron Technology, Inc. | Stackable ceramic FBGA for high thermal applications |
JP2004221234A (en) * | 2003-01-14 | 2004-08-05 | Matsushita Electric Ind Co Ltd | Semiconductor device and its manufacturing method |
KR100536030B1 (en) * | 2003-02-25 | 2005-12-12 | 삼성전자주식회사 | Method for forming a capacitor in a semiconductor device |
US7923782B2 (en) | 2004-02-27 | 2011-04-12 | International Business Machines Corporation | Hybrid SOI/bulk semiconductor transistors |
US7122442B2 (en) * | 2004-07-22 | 2006-10-17 | Texas Instruments Incorporated | Method and system for dopant containment |
US7820495B2 (en) * | 2005-06-30 | 2010-10-26 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
JP2007012897A (en) * | 2005-06-30 | 2007-01-18 | Nec Electronics Corp | Semiconductor device and method of manufacturing same |
KR100673016B1 (en) * | 2005-12-06 | 2007-01-24 | 삼성전자주식회사 | Semiconductor devices and methods of forming the same |
US8704654B1 (en) | 2007-06-07 | 2014-04-22 | The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration | Circuit for communication over DC power line using high temperature electronics |
JP2009016393A (en) * | 2007-06-29 | 2009-01-22 | Toshiba Corp | Semiconductor substrate, semiconductor apparatus, and method of manufacturing semiconductor substrate |
US8119490B2 (en) * | 2008-02-04 | 2012-02-21 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate |
SG142321A1 (en) | 2008-04-24 | 2009-11-26 | Micron Technology Inc | Pre-encapsulated cavity interposer |
US7927975B2 (en) | 2009-02-04 | 2011-04-19 | Micron Technology, Inc. | Semiconductor material manufacture |
EP3734645A1 (en) | 2010-12-24 | 2020-11-04 | QUALCOMM Incorporated | Trap rich layer for semiconductor devices |
US9624096B2 (en) | 2010-12-24 | 2017-04-18 | Qualcomm Incorporated | Forming semiconductor structure with device layers and TRL |
US8481405B2 (en) | 2010-12-24 | 2013-07-09 | Io Semiconductor, Inc. | Trap rich layer with through-silicon-vias in semiconductor devices |
US9553013B2 (en) | 2010-12-24 | 2017-01-24 | Qualcomm Incorporated | Semiconductor structure with TRL and handle wafer cavities |
US9754860B2 (en) | 2010-12-24 | 2017-09-05 | Qualcomm Incorporated | Redistribution layer contacting first wafer through second wafer |
US8536021B2 (en) | 2010-12-24 | 2013-09-17 | Io Semiconductor, Inc. | Trap rich layer formation techniques for semiconductor devices |
CN102969267B (en) * | 2011-08-31 | 2015-12-16 | 上海华力微电子有限公司 | The manufacture method of silicon-on-insulator silicon chip and buoyancy aid DRAM cell |
FR3007589B1 (en) * | 2013-06-24 | 2015-07-24 | St Microelectronics Crolles 2 | PHOTONIC INTEGRATED CIRCUIT AND METHOD OF MANUFACTURE |
US9496239B1 (en) | 2015-12-11 | 2016-11-15 | International Business Machines Corporation | Nitride-enriched oxide-to-oxide 3D wafer bonding |
US9806025B2 (en) | 2015-12-29 | 2017-10-31 | Globalfoundries Inc. | SOI wafers with buried dielectric layers to prevent Cu diffusion |
Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5374329A (en) * | 1992-01-31 | 1994-12-20 | Canon Kabushiki Kaisha | Process for producing a semiconductor wafer |
US5405802A (en) * | 1992-01-31 | 1995-04-11 | Canon Kabushiki Kaisha | Process of fabricating a semiconductor substrate |
US5453394A (en) * | 1992-01-31 | 1995-09-26 | Canon Kabushiki Kaisha | Process for preparing semiconductor substrate by bringing first and second substrates in contact |
US5767020A (en) * | 1991-02-15 | 1998-06-16 | Canon Kabushiki Kaisha | Etching solution for etching porous silicon, etching method using the etching solution and method of preparing semiconductor member using the etching solution |
US5773355A (en) * | 1994-04-08 | 1998-06-30 | Canon Kabushiki Kaisha | Method for manufacturing semiconductor substrate |
US5841171A (en) * | 1996-05-08 | 1998-11-24 | Mitsubishi Denki Kabushiki Kaisha | SOI Semiconductor devices |
US5910672A (en) * | 1997-02-26 | 1999-06-08 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US6037634A (en) * | 1996-02-02 | 2000-03-14 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with first and second elements formed on first and second portions |
US6215155B1 (en) * | 1997-12-19 | 2001-04-10 | Advanced Micro Devices, Inc. | Silicon-on-insulator configuration which is compatible with bulk CMOS architecture |
US6268630B1 (en) * | 1999-03-16 | 2001-07-31 | Sandia Corporation | Silicon-on-insulator field effect transistor with improved body ties for rad-hard applications |
US20010020722A1 (en) * | 2000-03-07 | 2001-09-13 | Chien-Kuo Yang | Step-like silicon on isolation structure |
US6313014B1 (en) * | 1998-06-18 | 2001-11-06 | Canon Kabushiki Kaisha | Semiconductor substrate and manufacturing method of semiconductor substrate |
US6340829B1 (en) * | 1998-05-06 | 2002-01-22 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method for manufacturing the same |
US20020011670A1 (en) * | 2000-06-30 | 2002-01-31 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method including forming step of SOI structure and semiconductor device having SOI structure |
US6350703B1 (en) * | 1998-07-08 | 2002-02-26 | Canon Kabushiki Kaisha | Semiconductor substrate and production method thereof |
US20020070454A1 (en) * | 2000-11-30 | 2002-06-13 | Seiko Epson Corporation | SOI substrate, element substrate, semiconductor device, electro-optical apparatus, electronic equipment, method of manufacturing the SOI substrate, method of manufacturing the element substrate, and method of manufacturing the electro-optical apparatus |
US6509613B1 (en) * | 2001-05-04 | 2003-01-21 | Advanced Micro Devices, Inc. | Self-aligned floating body control for SOI device through leakage enhanced buried oxide |
US6512244B1 (en) * | 2001-05-07 | 2003-01-28 | Advanced Micro Devices, Inc. | SOI device with structure for enhancing carrier recombination and method of fabricating same |
US6531375B1 (en) * | 2001-09-18 | 2003-03-11 | International Business Machines Corporation | Method of forming a body contact using BOX modification |
US6534380B1 (en) * | 1997-07-18 | 2003-03-18 | Denso Corporation | Semiconductor substrate and method of manufacturing the same |
US6552396B1 (en) * | 2000-03-14 | 2003-04-22 | International Business Machines Corporation | Matched transistors and methods for forming the same |
US20030085424A1 (en) * | 2001-11-02 | 2003-05-08 | International Business Machines Corporation | Transistor structure with thick recessed source/drain structures and fabrication process of same |
US6642579B2 (en) * | 2001-08-28 | 2003-11-04 | International Business Machines Corporation | Method of reducing the extrinsic body resistance in a silicon-on-insulator body contacted MOSFET |
US6661065B2 (en) * | 2000-09-01 | 2003-12-09 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and SOI substrate |
US6680243B1 (en) * | 2001-06-29 | 2004-01-20 | Lsi Logic Corporation | Shallow junction formation |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US134503A (en) * | 1872-12-31 | In car-couplsmgs | ||
JPH077826B2 (en) * | 1983-08-25 | 1995-01-30 | 忠弘 大見 | Semiconductor integrated circuit |
US5849627A (en) * | 1990-02-07 | 1998-12-15 | Harris Corporation | Bonded wafer processing with oxidative bonding |
GB2270235B (en) * | 1992-02-27 | 1996-05-29 | Ericsson Telefon Ab L M | Call priority in a mobile radiotelephone system |
US5882532A (en) * | 1996-05-31 | 1999-03-16 | Hewlett-Packard Company | Fabrication of single-crystal silicon structures using sacrificial-layer wafer bonding |
FR2749977B1 (en) * | 1996-06-14 | 1998-10-09 | Commissariat Energie Atomique | QUANTUM WELL MOS TRANSISTOR AND METHODS OF MANUFACTURE THEREOF |
US6146979A (en) * | 1997-05-12 | 2000-11-14 | Silicon Genesis Corporation | Pressurized microbubble thin film separation process using a reusable substrate |
JP3382840B2 (en) * | 1997-05-23 | 2003-03-04 | シャープ株式会社 | Method for manufacturing semiconductor device |
JP3222404B2 (en) * | 1997-06-20 | 2001-10-29 | 科学技術振興事業団 | Method and apparatus for forming insulating film on semiconductor substrate surface |
EP0895282A3 (en) * | 1997-07-30 | 2000-01-26 | Canon Kabushiki Kaisha | Method of preparing a SOI substrate by using a bonding process, and SOI substrate produced by the same |
SE510723C2 (en) * | 1997-10-31 | 1999-06-14 | Mecman Ab Rexroth | Pressure fluid cylinder |
JP3454700B2 (en) | 1998-01-20 | 2003-10-06 | 富士通株式会社 | Information storage device and control method thereof |
US6071783A (en) * | 1998-08-13 | 2000-06-06 | Taiwan Semiconductor Manufacturing Company | Pseudo silicon on insulator MOSFET device |
US6433401B1 (en) * | 1999-04-06 | 2002-08-13 | Analog Devices Imi, Inc. | Microfabricated structures with trench-isolation using bonded-substrates and cavities |
US6358791B1 (en) * | 1999-06-04 | 2002-03-19 | International Business Machines Corporation | Method for increasing a very-large-scale-integrated (VLSI) capacitor size on bulk silicon and silicon-on-insulator (SOI) wafers and structure formed thereby |
TW515109B (en) * | 1999-06-28 | 2002-12-21 | Semiconductor Energy Lab | EL display device and electronic device |
US6245729B1 (en) | 1999-07-27 | 2001-06-12 | Ecolab, Inc. | Peracid forming system, peracid forming composition, and methods for making and using |
US6506323B1 (en) | 1999-09-22 | 2003-01-14 | Chien-Chung Han | Method for making micrometer-sized carbon tubes |
US6245636B1 (en) * | 1999-10-20 | 2001-06-12 | Advanced Micro Devices, Inc. | Method of formation of pseudo-SOI structures with direct contact of transistor body to the substrate |
US6535380B1 (en) * | 2000-08-10 | 2003-03-18 | Compal Electronics, Inc. | Portable computer with an unlatching member movable in either of two opposite directions to permit opening of a computer lid |
JP2002134375A (en) * | 2000-10-25 | 2002-05-10 | Canon Inc | Semiconductor base body and its manufacturing method, and surface shape measurement method of laminated base body |
US6610615B1 (en) * | 2000-11-15 | 2003-08-26 | Intel Corporation | Plasma nitridation for reduced leakage gate dielectric layers |
US20020134503A1 (en) * | 2001-03-20 | 2002-09-26 | Accucorp Technical Services, Inc. | Silicon wafers bonded to insulator substrates by low viscosity epoxy wicking |
US6410938B1 (en) * | 2001-04-03 | 2002-06-25 | Advanced Micro Devices, Inc. | Semiconductor-on-insulator device with nitrided buried oxide and method of fabricating |
US6403485B1 (en) * | 2001-05-02 | 2002-06-11 | Chartered Semiconductor Manufacturing Ltd | Method to form a low parasitic capacitance pseudo-SOI CMOS device |
US6664146B1 (en) * | 2001-06-01 | 2003-12-16 | Advanced Micro Devices, Inc. | Integration of fully depleted and partially depleted field effect transistors formed in SOI technology |
US8433401B2 (en) | 2009-07-09 | 2013-04-30 | Incube Labs, Llc | Ring electrode assembly and applications thereof |
-
2002
- 2002-01-16 US US10/051,981 patent/US20030134486A1/en not_active Abandoned
-
2003
- 2003-01-10 US US10/340,126 patent/US6864155B2/en not_active Expired - Fee Related
- 2003-06-27 US US10/607,869 patent/US6974757B2/en not_active Expired - Lifetime
- 2003-12-12 US US10/735,355 patent/US6984570B2/en not_active Expired - Fee Related
- 2003-12-30 US US10/749,659 patent/US6903420B2/en not_active Expired - Lifetime
-
2004
- 2004-03-26 US US10/809,420 patent/US20040178449A1/en not_active Abandoned
- 2004-12-17 US US11/013,377 patent/US6936894B2/en not_active Expired - Lifetime
Patent Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5767020A (en) * | 1991-02-15 | 1998-06-16 | Canon Kabushiki Kaisha | Etching solution for etching porous silicon, etching method using the etching solution and method of preparing semiconductor member using the etching solution |
US5374329A (en) * | 1992-01-31 | 1994-12-20 | Canon Kabushiki Kaisha | Process for producing a semiconductor wafer |
US5405802A (en) * | 1992-01-31 | 1995-04-11 | Canon Kabushiki Kaisha | Process of fabricating a semiconductor substrate |
US5453394A (en) * | 1992-01-31 | 1995-09-26 | Canon Kabushiki Kaisha | Process for preparing semiconductor substrate by bringing first and second substrates in contact |
US5670411A (en) * | 1992-01-31 | 1997-09-23 | Canon Kabushiki Kaisha | Process of making semiconductor-on-insulator substrate |
US5773355A (en) * | 1994-04-08 | 1998-06-30 | Canon Kabushiki Kaisha | Method for manufacturing semiconductor substrate |
US6037634A (en) * | 1996-02-02 | 2000-03-14 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with first and second elements formed on first and second portions |
US5841171A (en) * | 1996-05-08 | 1998-11-24 | Mitsubishi Denki Kabushiki Kaisha | SOI Semiconductor devices |
US5910672A (en) * | 1997-02-26 | 1999-06-08 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US6534380B1 (en) * | 1997-07-18 | 2003-03-18 | Denso Corporation | Semiconductor substrate and method of manufacturing the same |
US6215155B1 (en) * | 1997-12-19 | 2001-04-10 | Advanced Micro Devices, Inc. | Silicon-on-insulator configuration which is compatible with bulk CMOS architecture |
US6340829B1 (en) * | 1998-05-06 | 2002-01-22 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method for manufacturing the same |
US6313014B1 (en) * | 1998-06-18 | 2001-11-06 | Canon Kabushiki Kaisha | Semiconductor substrate and manufacturing method of semiconductor substrate |
US6350703B1 (en) * | 1998-07-08 | 2002-02-26 | Canon Kabushiki Kaisha | Semiconductor substrate and production method thereof |
US6268630B1 (en) * | 1999-03-16 | 2001-07-31 | Sandia Corporation | Silicon-on-insulator field effect transistor with improved body ties for rad-hard applications |
US20010020722A1 (en) * | 2000-03-07 | 2001-09-13 | Chien-Kuo Yang | Step-like silicon on isolation structure |
US6552396B1 (en) * | 2000-03-14 | 2003-04-22 | International Business Machines Corporation | Matched transistors and methods for forming the same |
US20020011670A1 (en) * | 2000-06-30 | 2002-01-31 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method including forming step of SOI structure and semiconductor device having SOI structure |
US6541861B2 (en) * | 2000-06-30 | 2003-04-01 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method including forming step of SOI structure and semiconductor device having SOI structure |
US6661065B2 (en) * | 2000-09-01 | 2003-12-09 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and SOI substrate |
US20020070454A1 (en) * | 2000-11-30 | 2002-06-13 | Seiko Epson Corporation | SOI substrate, element substrate, semiconductor device, electro-optical apparatus, electronic equipment, method of manufacturing the SOI substrate, method of manufacturing the element substrate, and method of manufacturing the electro-optical apparatus |
US6509613B1 (en) * | 2001-05-04 | 2003-01-21 | Advanced Micro Devices, Inc. | Self-aligned floating body control for SOI device through leakage enhanced buried oxide |
US6512244B1 (en) * | 2001-05-07 | 2003-01-28 | Advanced Micro Devices, Inc. | SOI device with structure for enhancing carrier recombination and method of fabricating same |
US6680243B1 (en) * | 2001-06-29 | 2004-01-20 | Lsi Logic Corporation | Shallow junction formation |
US6642579B2 (en) * | 2001-08-28 | 2003-11-04 | International Business Machines Corporation | Method of reducing the extrinsic body resistance in a silicon-on-insulator body contacted MOSFET |
US6531375B1 (en) * | 2001-09-18 | 2003-03-11 | International Business Machines Corporation | Method of forming a body contact using BOX modification |
US20030085424A1 (en) * | 2001-11-02 | 2003-05-08 | International Business Machines Corporation | Transistor structure with thick recessed source/drain structures and fabrication process of same |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090111243A1 (en) * | 2007-10-26 | 2009-04-30 | Didier Landru | Soi substrates with a fine buried insulating layer |
US7892951B2 (en) | 2007-10-26 | 2011-02-22 | S.O.I.Tec Silicon On Insulator Technologies | SOI substrates with a fine buried insulating layer |
US20100038686A1 (en) * | 2008-08-14 | 2010-02-18 | Advanced Micro Devices, Inc. | Soi substrates and devices on soi substrates having a silicon nitride diffusion inhibition layer and methods for fabricating |
Also Published As
Publication number | Publication date |
---|---|
US20040150046A1 (en) | 2004-08-05 |
US20040089863A1 (en) | 2004-05-13 |
US6974757B2 (en) | 2005-12-13 |
US20040124470A1 (en) | 2004-07-01 |
US6936894B2 (en) | 2005-08-30 |
US20050098828A1 (en) | 2005-05-12 |
US20030134486A1 (en) | 2003-07-17 |
US6984570B2 (en) | 2006-01-10 |
US6903420B2 (en) | 2005-06-07 |
US6864155B2 (en) | 2005-03-08 |
US20030138997A1 (en) | 2003-07-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6864155B2 (en) | Methods of forming silicon-on-insulator comprising integrated circuitry, and wafer bonding methods of forming silicon-on-insulator comprising integrated circuitry | |
US7183172B2 (en) | Method of forming silicon-on-insulator (SOI) semiconductor substrate and SOI semiconductor substrate formed thereby | |
US7479423B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
US6228691B1 (en) | Silicon-on-insulator devices and method for producing the same | |
US8058130B2 (en) | Method of forming a nitrogen-enriched region within silicon-oxide-containing masses | |
US20060108643A1 (en) | CMOS on hybrid substrate with different crystal orientations using silicon-to-silicon direct wafer bonding | |
US20010000411A1 (en) | Semiconductor device and method for fabricating the same | |
US20050003627A1 (en) | Method of forming a field effect transistor | |
US7510927B2 (en) | LOCOS isolation for fully-depleted SOI devices | |
US6495406B1 (en) | Method of forming lightly doped drain MOS transistor including forming spacers on gate electrode pattern before exposing gate insulator | |
US20070128742A1 (en) | Method of forming silicon-on-insulator (soi) semiconductor substrate and soi semiconductor substrate formed thereby | |
US7153747B2 (en) | Method for making a transistor on a SiGe/SOI substrate | |
US6214693B1 (en) | Process for the production of semiconductor device | |
US6383849B1 (en) | Semiconductor device and method for fabricating the same | |
JP2931568B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2002368227A (en) | Semiconductor device and manufacturing method therefor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING PUBLICATION PROCESS |