US20040152307A1 - Integrated circuit structure with copper interconnect - Google Patents

Integrated circuit structure with copper interconnect Download PDF

Info

Publication number
US20040152307A1
US20040152307A1 US10/761,784 US76178404A US2004152307A1 US 20040152307 A1 US20040152307 A1 US 20040152307A1 US 76178404 A US76178404 A US 76178404A US 2004152307 A1 US2004152307 A1 US 2004152307A1
Authority
US
United States
Prior art keywords
layer
depositing
thin film
copper
tungsten
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/761,784
Inventor
Wei Pan
David Evans
Sheng Hsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Laboratories of America Inc
Original Assignee
Sharp Laboratories of America Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Laboratories of America Inc filed Critical Sharp Laboratories of America Inc
Priority to US10/761,784 priority Critical patent/US20040152307A1/en
Publication of US20040152307A1 publication Critical patent/US20040152307A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76843Barrier, adhesion or liner layers formed in openings in a dielectric
    • H01L21/76846Layer combinations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H01L21/28556Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H01L21/28556Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
    • H01L21/28562Selective deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H01L23/53238Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • This invention relates to MOCVD of barrier and copper thin films for interconnects in semiconductor IC high-speed devices, and specifically to a method of enhancing adhesion properties of CVD copper.
  • MOCVD metal organic chemical vapor deposition
  • Atomic Layer CVD is a relatively new technology that has been adopted in semiconductor research, and is now being adopted for commercial IC production.
  • ALD uses rapidly operating valves to deliver individual reactants into a deposition chamber. Each reactant deposits a mono-layer of material on the IC surface through chemical absorption, and reacts with a previously deposited mono-layer species to form the desired compound.
  • the as-formed compound has a much higher density than could ever be achieved by conventional CVD.
  • the ALD process also provides excellent step coverage.
  • multi-layered, or alternating layered, barrier metal films are formed, e.g., alternating TaN/SiN, TaN/TiN and TiN/SiN thin films, or other combinations thereof, may be easily formed.
  • An entire film stack formed by ALD may be only 50 ⁇ thick, and also exhibits excellent barrier properties.
  • ALD is particularly useful in the fabrication of a barrier layer, such as a multi-layered TaN/TiN thin film stack.
  • TaN thin films exhibit better barrier properties than does a stack of TiN, but does not provide adequate adhesion for subsequent layers, particularly copper thin film layers.
  • Single thin film layers also have a grain structure that allows some diffusion along the grain boundaries.
  • a TaN/TiN multi-layer thin film stack is desirable, provided that copper can be made to adhere to such a thin film stack.
  • a method of adhering copper thin film to a substrate in an integrated circuit structure includes preparing a substrate, including forming active regions and trenches for interconnect structures; depositing a metal barrier layer on the substrate; depositing an ultra thin film layer of tungsten over the barrier metal layer; depositing a copper thin film on the tungsten ultra thin film layer; removing excess copper and tungsten to the level of the metal barrier layer; and completing the integrated circuit structure.
  • An integrated circuit having a copper interconnect therein formed over a layer of barrier metal includes a substrate, including active regions and trenches for interconnect structures; a metal barrier layer formed on the substrate, wherein said metal barrier layer is taken from the group of materials consisting of Ta, TiN, TaN, TaSiN and TiSiN, and formed to a thickness of between about 5 nm to 10 nm; an ultra thin film layer of tungsten formed on the barrier metal layer, said tungsten ultra thin film layer having a thickness of between about 1 nm to 5 nm; and a copper thin film layer formed on the tungsten ultra thin film layer to a thickness required to fill the vias and trenches, which is usually a thickness of between about 10 nm to 20 nm.
  • It is an object of the invention is to increase the adhesive properties of copper thin films on metal and metal nitride substrates.
  • Another object of the invention is to provide a method of depositing tungsten on a metal or metal nitride substrate to enhance the adhesion of a copper thin film to the substrate.
  • FIGS. 1 to 5 depict steps in the method of the invention and fabrication of a copper thin film integrated circuit device according to the invention.
  • an ultra thin layer of tungsten of between about 1 nm to 5 nm thick, is formed on any conventional barrier layers. Copper is then deposited by CVD. The adhesion between as-deposited tungsten and copper has been demonstrated to be excellent. In this way, barrier films, thin tungsten films, and copper films may be deposited in a smooth streamline CVD process with excellent adhesive integrity, and without the requirement of additional steps which result in a more complex fabrication process.
  • the ultra thin tungsten film may be deposited by metal organic chemical vapor deposition (MOCVD) or atomic layer deposition (ALD), and acts as an adhesion promoter between the copper thin film and the metal barrier layers.
  • MOCVD metal organic chemical vapor deposition
  • ALD atomic layer deposition
  • the method of the invention provides a simple, easy, and straightforward way to fabricate copper interconnects in high-speed IC devices, and to provide adequate filling of vias and trenches with copper having adequate adhesive properties to the underlying IC structures.
  • FIG. 1 Practice of the method of the invention begins with preparation of a substrate, and now referring to FIG. 1, shown generally at 10 .
  • the substrate is prepared by formation of active regions therein, such as source 12 , drain 14 , gate 16 , and may include a gate stack 18 .
  • the substrate and structures thereon are covered with oxide 20 , and the substrate and structures are patterned, and interconnect trenches, such as trench 21 , formed therein. Patterning and trenching any be performed by any of the methods which are well know to those of skill in the art.
  • a layer of metal or metal nitride barrier film 22 is deposited on to the substrate and follows any patterning or trenching structures.
  • the barrier metal may be taken from the group of materials comprising Ta, TiN, TaN, TiSiN, and the metal may be deposited by physical vapor deposition (PVD) or MOCVD to a thickness of between about 5 nm to 10 nm.
  • a tungsten thin film 24 is deposited either in situ or ex situ on the barrier metal thin films by MOCVD, using either WF 6 or W(CO) 6 as a precursor, to a thickness of between about 1 nm to 5 nm.
  • the precursor is either gaseous WF 6 , or a solid substance, such as W(CO) 6 .
  • the precursor is fed into, or transported by a carrier gas into, a CVD chamber at a temperature of between about 350° C. to 450° C., and the deposition takes between about one minute to two minutes to establish the tungsten ultra thin film of the desired thickness.
  • a copper thin film 26 is deposited onto the tungsten thin film by MOCVD to a thickness of between about 10 nm to 20 nm.
  • Copper may be deposited by use of CupraSelectTM Blend precursor, as provided by Schumacher, introduced into the CVD chamber at a temperature of between about 180° C. to 250° C., and the deposition takes between about twelve seconds to ten minutes to establish the copper thin film of the desires thickness.
  • the structure is then ready for further copper electrical plating or chemical mechanical polishing (CMP), in the case of a CVD fill-up, to the level of the barrier film, as shown in FIG. 5. Additional IC structures and metallization may then be added to complete the copper thin film IC device, such as the filling of trench 28 by copper 30 , by CVD or some other deposition technique.
  • CMP chemical mechanical polishing
  • the barrier metal, tungsten and copper may all be deposited by ALD, or any of the layers may be deposited by ALD and the remaining layers formed by CVD or MOCVD. As feature size decreases, particularly below 100 nm, it is advantageous to use ALD. A particularly good protocol is to form the barrier layer of TiN by ALD, ALD the tungsten layer, and deposit the copper by CVD.

Abstract

A method of adhering copper thin film to a substrate in an integrated circuit structure includes preparing a substrate, including forming active regions and trenches for interconnect structures; depositing a metal barrier layer on the substrate; depositing an ultra thin film layer of tungsten over the barrier metal layer; depositing a copper thin film on the tungsten ultra thin film layer; removing excess copper and tungsten to the level of the metal barrier layer; and completing the integrated circuit structure. An integrated circuit having a copper interconnect therein formed over a layer of barrier metal includes a substrate, including active regions, vias and trenches for interconnect structures; a metal barrier layer formed on the substrate, wherein said metal barrier layer is taken from the group of materials consisting of Ta, TiN, TaN, TaSiN and TiSiN, and formed to a thickness of between about 5 nm to 10 nm; an ultra thin film layer of tungsten formed on the barrier metal layer, said tungsten ultra thin film layer having a thickness of between about 1 nm to 5 nm; and a copper thin film layer formed on the tungsten ultra thin film layer to a thickness sufficient to fill the vias and trenches.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • This application is a divisional of application Ser. No. 10/140,465, filed May 6, 2002, entitled [0001] Ultra Thin Tungsten Metal Films Used as Adhesion Promoter Between Barrier Metals and Copper, invented by Pan et al.
  • RELATED APPLICATIONS
  • This application is related to Ser. No. 09/940,739, filed Aug. 27, 2001, for [0002] Thermal densification in the early stage of Copper MOCVD for depositing high quality Cu films with good adhesion and trench filling characteristics.
  • FIELD OF THE INVENTION
  • This invention relates to MOCVD of barrier and copper thin films for interconnects in semiconductor IC high-speed devices, and specifically to a method of enhancing adhesion properties of CVD copper. [0003]
  • BACKGROUND OF THE INVENTION
  • Copper films which are formed by metal organic chemical vapor deposition (MOCVD) on metal nitride barriers, such as TiN or TaN, for example, which are also formed by MOCVD, do not exhibit good adhesive integrity, especially when the copper layer is grown in situ on a nitride layer or structure. The exhibited adhesion properties have prevented the application of copper CVD technology in IC manufacturing. [0004]
  • A great deal of research has been done in this area in order to improve the adhesion of copper to underlying barrier films. The related application and the cited prior art identify some improvements which have been made in this field, and include water vapor injection, barrier surface oxidation, barrier surface pre-treatment, and thermal densification. Of these improvements, only thermal densification has been shown to have practical application in providing reasonable throughput when copper is to be deposited in narrow trenches and vias. However, as thermal densification requires additional steps, thermal densification in copper CVD is relatively complex, and has lower throughput compared to conventional CVD. [0005]
  • Atomic Layer CVD (ALD) is a relatively new technology that has been adopted in semiconductor research, and is now being adopted for commercial IC production. ALD uses rapidly operating valves to deliver individual reactants into a deposition chamber. Each reactant deposits a mono-layer of material on the IC surface through chemical absorption, and reacts with a previously deposited mono-layer species to form the desired compound. The as-formed compound has a much higher density than could ever be achieved by conventional CVD. The ALD process also provides excellent step coverage. By carefully selecting precursors, multi-layered, or alternating layered, barrier metal films are formed, e.g., alternating TaN/SiN, TaN/TiN and TiN/SiN thin films, or other combinations thereof, may be easily formed. An entire film stack formed by ALD may be only 50 Å thick, and also exhibits excellent barrier properties. [0006]
  • The application of ALD is particularly useful in the fabrication of a barrier layer, such as a multi-layered TaN/TiN thin film stack. TaN thin films exhibit better barrier properties than does a stack of TiN, but does not provide adequate adhesion for subsequent layers, particularly copper thin film layers. Single thin film layers also have a grain structure that allows some diffusion along the grain boundaries. Thus, a TaN/TiN multi-layer thin film stack is desirable, provided that copper can be made to adhere to such a thin film stack. [0007]
  • U.S. Pat. No. 5,744,192, for [0008] Method of using water vapor to increase the conductivity of copper deposited with Cu(Hfac)TMVS, to Nguyen et al., granted Apr. 28, 1998, describes the use of water vapor to enhance the adhesive properties of copper thin films.
  • Nuesca et al., [0009] Surface effects in the MOCVD of copper, Mat. Res. Soc. Symp. Proc. Vol. 337, 1994, pp177-188, describes the use of hydrogen to enhance the adhesive properties of copper thin films.
  • SUMMARY OF THE INVENTION
  • A method of adhering copper thin film to a substrate in an integrated circuit structure includes preparing a substrate, including forming active regions and trenches for interconnect structures; depositing a metal barrier layer on the substrate; depositing an ultra thin film layer of tungsten over the barrier metal layer; depositing a copper thin film on the tungsten ultra thin film layer; removing excess copper and tungsten to the level of the metal barrier layer; and completing the integrated circuit structure. [0010]
  • An integrated circuit having a copper interconnect therein formed over a layer of barrier metal includes a substrate, including active regions and trenches for interconnect structures; a metal barrier layer formed on the substrate, wherein said metal barrier layer is taken from the group of materials consisting of Ta, TiN, TaN, TaSiN and TiSiN, and formed to a thickness of between about 5 nm to 10 nm; an ultra thin film layer of tungsten formed on the barrier metal layer, said tungsten ultra thin film layer having a thickness of between about 1 nm to 5 nm; and a copper thin film layer formed on the tungsten ultra thin film layer to a thickness required to fill the vias and trenches, which is usually a thickness of between about 10 nm to 20 nm. [0011]
  • It is an object of the invention is to increase the adhesive properties of copper thin films on metal and metal nitride substrates. [0012]
  • Another object of the invention is to provide a method of depositing tungsten on a metal or metal nitride substrate to enhance the adhesion of a copper thin film to the substrate. [0013]
  • This summary and objectives of the invention are provided to enable quick comprehension of the nature of the invention. A more thorough understanding of the invention may be obtained by reference to the following detailed description of the preferred embodiment of the invention in connection with the drawings.[0014]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. [0015] 1 to 5 depict steps in the method of the invention and fabrication of a copper thin film integrated circuit device according to the invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • In this invention, an ultra thin layer of tungsten, of between about 1 nm to 5 nm thick, is formed on any conventional barrier layers. Copper is then deposited by CVD. The adhesion between as-deposited tungsten and copper has been demonstrated to be excellent. In this way, barrier films, thin tungsten films, and copper films may be deposited in a smooth streamline CVD process with excellent adhesive integrity, and without the requirement of additional steps which result in a more complex fabrication process. [0016]
  • The ultra thin tungsten film, may be deposited by metal organic chemical vapor deposition (MOCVD) or atomic layer deposition (ALD), and acts as an adhesion promoter between the copper thin film and the metal barrier layers. Compared with other adhesion enhancing methods, the method of the invention provides a simple, easy, and straightforward way to fabricate copper interconnects in high-speed IC devices, and to provide adequate filling of vias and trenches with copper having adequate adhesive properties to the underlying IC structures. [0017]
  • Practice of the method of the invention begins with preparation of a substrate, and now referring to FIG. 1, shown generally at [0018] 10. The substrate is prepared by formation of active regions therein, such as source 12, drain 14, gate 16, and may include a gate stack 18. The substrate and structures thereon are covered with oxide 20, and the substrate and structures are patterned, and interconnect trenches, such as trench 21, formed therein. Patterning and trenching any be performed by any of the methods which are well know to those of skill in the art.
  • Referring now to FIG. 2, a layer of metal or metal [0019] nitride barrier film 22 is deposited on to the substrate and follows any patterning or trenching structures. By way of example, the barrier metal may be taken from the group of materials comprising Ta, TiN, TaN, TiSiN, and the metal may be deposited by physical vapor deposition (PVD) or MOCVD to a thickness of between about 5 nm to 10 nm.
  • As shown in FIG. 3, a tungsten [0020] thin film 24, actually, an ultra thin film, is deposited either in situ or ex situ on the barrier metal thin films by MOCVD, using either WF6 or W(CO)6 as a precursor, to a thickness of between about 1 nm to 5 nm. The precursor is either gaseous WF6, or a solid substance, such as W(CO)6. The precursor is fed into, or transported by a carrier gas into, a CVD chamber at a temperature of between about 350° C. to 450° C., and the deposition takes between about one minute to two minutes to establish the tungsten ultra thin film of the desired thickness.
  • Turning now to FIG. 4, a copper [0021] thin film 26 is deposited onto the tungsten thin film by MOCVD to a thickness of between about 10 nm to 20 nm. Copper may be deposited by use of CupraSelect™ Blend precursor, as provided by Schumacher, introduced into the CVD chamber at a temperature of between about 180° C. to 250° C., and the deposition takes between about twelve seconds to ten minutes to establish the copper thin film of the desires thickness.
  • The structure is then ready for further copper electrical plating or chemical mechanical polishing (CMP), in the case of a CVD fill-up, to the level of the barrier film, as shown in FIG. 5. Additional IC structures and metallization may then be added to complete the copper thin film IC device, such as the filling of [0022] trench 28 by copper 30, by CVD or some other deposition technique.
  • The barrier metal, tungsten and copper may all be deposited by ALD, or any of the layers may be deposited by ALD and the remaining layers formed by CVD or MOCVD. As feature size decreases, particularly below 100 nm, it is advantageous to use ALD. A particularly good protocol is to form the barrier layer of TiN by ALD, ALD the tungsten layer, and deposit the copper by CVD. [0023]
  • Thus, a method for using ultra thin tungsten metal films as an adhesion promoter between CVD TiSiN, TaN, TaSiN and Cu has been disclosed. It will be appreciated that further variations and modifications thereof may be made within the scope of the invention as defined in the appended claims. [0024]

Claims (21)

We claim:
1. A method of adhering copper thin film to a substrate in an integrated circuit structure comprising:
preparing a substrate, including forming active regions, vias and trenches for interconnect structures;
depositing a metal barrier layer on the substrate;
depositing an ultra thin film layer of tungsten over the barrier metal layer;
depositing a copper thin film on the tungsten ultra thin film layer;
removing excess copper and tungsten to the level of the metal barrier layer; and
completing the integrated circuit structure.
2. The method of claim 1 wherein said depositing an ultra thin film layer of tungsten includes depositing a tungsten layer having a thickness of between about 1 nm to 5 nm.
3. The method of claim 1 wherein said depositing an ultra thin film layer of tungsten includes depositing the tungsten by a deposition method taken from the group of methods consisting of MOCVD and ALD.
4. The method of claim 1 wherein said depositing an ultra thin film layer of tungsten includes depositing the tungsten from a precursor taken from the group of precursors consisting of WF6 and W(CO)6.
5. The method of claim 1 wherein said depositing a barrier metal layer includes depositing a layer of material taken from the group of materials consisting of Ta, TiN, TaN and TiSiN.
6. The method of claim 1 wherein said depositing a barrier metal layer includes depositing a layer of material to a thickness of between about 5 nm to 10 nm.
7. The method of claim 1 wherein said depositing a barrier metal layer includes depositing a layer of material by PVD, ALD or MOCVD.
8. The method of claim 1 wherein said depositing a copper thin film includes depositing a layer of copper to a thickness sufficient to fill vias and trenches in the structure.
9. The method of claim 8 wherein said depositing a copper thin film includes depositing a layer of copper to a thickness sufficient to fill vias and trenches in the structure includes depositing a layer of copper to a thickness of between about 10 nm to 20 nm.
10. The method of claim 1 wherein said depositing a copper thin film includes depositing a layer of copper by PVD, ALD or MOCVD.
11. A method of adhering copper thin film to a substrate in an integrated circuit structure comprising:
preparing a substrate, including forming active regions, vias and trenches for interconnect structures;
depositing a metal barrier layer on the substrate;
depositing an ultra thin film layer of tungsten over the barrier metal layer to a thickness of between about 1 nm to 5 nm from a precursor taken from the group of precursors consisting of WF6 and W(CO)6;
depositing a copper thin film on the tungsten ultra thin film layer;
removing excess copper and tungsten to the level of the metal barrier layer; and
completing the integrated circuit structure.
12. The method of claim 11 wherein said depositing an ultra thin film layer of tungsten includes depositing the tungsten by a deposition method taken from the group of methods consisting of MOCVD and ALD.
13. The method of claim 11 wherein said depositing a barrier metal layer includes depositing a layer of material taken from the group of materials consisting of Ta, TiN, TaN TaSiN and TiSiN.
14. The method of claim 11 wherein said depositing a barrier metal layer includes depositing a layer of material to a thickness of between about 5 nm to 10 nm.
15. The method of claim 11 wherein said depositing a barrier metal layer includes depositing a layer of material by PVD, ALD or MOCVD.
16. The method of claim 11 wherein said depositing a copper thin film includes depositing a layer of copper to a thickness sufficient to fill vias and trenches in the structure.
17. The method of claim 16 wherein said depositing a copper thin film includes depositing a layer of copper to a thickness sufficient to fill vias and trenches in the structure includes depositing a layer of copper to a thickness of between about 10 nm to 20 nm.
18. The method of claim 11 wherein said depositing a copper thin film includes depositing a layer of copper by PVD, ALD or MOCVD.
19. An integrated circuit having a copper interconnect therein formed over a layer of barrier metal comprising:
a substrate, including active regions, vias and trenches for interconnect structures;
a metal barrier layer formed on the substrate, wherein said metal barrier layer is taken from the group of materials consisting of Ta, TiN, TaN and TiSiN, and formed to a thickness of between about 5 nm to 10 nm;
an ultra thin film layer of tungsten formed on the barrier metal layer, said tungsten ultra thin film layer having a thickness of between about 1 nm to 5 nm; and
a copper thin film layer formed on the tungsten ultra thin film layer to a thickness to sufficient to fill the vias and trenches in the structure
20. The integrated circuit of claim 19 wherein said ultra thin film layer of tungsten is formed from a precursor taken from the group of precursors consisting of WF6 and W(CO)6.
21. The method of claim 19 wherein said depositing a copper thin film includes depositing a layer of copper to a thickness sufficient to fill the vias and trenches in the structure includes depositing a layer of copper to a thickness of between about 10 nm to 20 nm.
US10/761,784 2002-05-06 2004-01-21 Integrated circuit structure with copper interconnect Abandoned US20040152307A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/761,784 US20040152307A1 (en) 2002-05-06 2004-01-21 Integrated circuit structure with copper interconnect

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/140,460 US6716744B2 (en) 2002-05-06 2002-05-06 Ultra thin tungsten metal films used as adhesion promoter between barrier metals and copper
US10/761,784 US20040152307A1 (en) 2002-05-06 2004-01-21 Integrated circuit structure with copper interconnect

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/140,460 Division US6716744B2 (en) 2002-05-06 2002-05-06 Ultra thin tungsten metal films used as adhesion promoter between barrier metals and copper

Publications (1)

Publication Number Publication Date
US20040152307A1 true US20040152307A1 (en) 2004-08-05

Family

ID=29269684

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/140,460 Expired - Lifetime US6716744B2 (en) 2002-05-06 2002-05-06 Ultra thin tungsten metal films used as adhesion promoter between barrier metals and copper
US10/761,784 Abandoned US20040152307A1 (en) 2002-05-06 2004-01-21 Integrated circuit structure with copper interconnect

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/140,460 Expired - Lifetime US6716744B2 (en) 2002-05-06 2002-05-06 Ultra thin tungsten metal films used as adhesion promoter between barrier metals and copper

Country Status (2)

Country Link
US (2) US6716744B2 (en)
JP (1) JP2004006856A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060205235A1 (en) * 2004-12-01 2006-09-14 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and fabrication method thereof
US20070096221A1 (en) * 2005-10-31 2007-05-03 Kai Frohberg Semiconductor device comprising copper-based contact plug and a method of forming the same
US20090218692A1 (en) * 2008-02-29 2009-09-03 Roland Hampp Barrier for Copper Integration in the FEOL
US10319826B2 (en) * 2017-04-12 2019-06-11 International Business Machines Corporation Replacement metal gate stack with oxygen and nitrogen scavenging layers
DE102021110258A1 (en) 2021-01-22 2022-07-28 Taiwan Semiconductor Manufacturing Co., Ltd. Gate structure of a semiconductor device and its manufacturing method

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4601975B2 (en) * 2004-03-01 2010-12-22 東京エレクトロン株式会社 Deposition method
JP4879509B2 (en) 2004-05-21 2012-02-22 株式会社アルバック Vacuum deposition system
JP4931170B2 (en) 2005-03-03 2012-05-16 株式会社アルバック Method for forming tantalum nitride film
JP4931171B2 (en) 2005-03-03 2012-05-16 株式会社アルバック Method for forming tantalum nitride film
JPWO2007123102A1 (en) * 2006-04-18 2009-09-03 株式会社アルバック Film forming apparatus and barrier film manufacturing method
CN101536154B (en) * 2006-11-09 2010-08-11 株式会社爱发科 Barrier film forming method
KR101181389B1 (en) 2007-02-27 2012-09-19 가부시키가이샤 알박 Semiconductor device manufacturing method and semiconductor device manufacturing apparatus
US8344513B2 (en) * 2009-03-23 2013-01-01 Taiwan Semiconductor Manufacturing Company, Ltd. Barrier for through-silicon via
TWI387081B (en) * 2009-05-08 2013-02-21 Chenming Mold Ind Corp Integrated circuit package structure and packaging method
WO2012049823A1 (en) * 2010-10-15 2012-04-19 株式会社アルバック Semiconductor device production method and semiconductor device
US8569131B2 (en) 2010-11-19 2013-10-29 International Business Machines Corporation Source/drain-to-source/drain recessed strap and methods of manufacture of same
KR102091400B1 (en) * 2013-09-24 2020-03-20 엘지디스플레이 주식회사 Forming method of metal line and array substrate applying the same and method of fabricating the array substrate
CN114864662B (en) * 2022-04-25 2023-04-28 湖南楚微半导体科技有限公司 Schottky structure based on TiN/TaN template and preparation method and application thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6028362A (en) * 1997-05-12 2000-02-22 Yamaha Corporation Damascene wiring with flat surface
US6607976B2 (en) * 2001-09-25 2003-08-19 Applied Materials, Inc. Copper interconnect barrier layer structure and formation method
US6800552B2 (en) * 1999-10-15 2004-10-05 Asm International, N.V. Deposition of transition metal carbides

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5744192A (en) 1996-11-08 1998-04-28 Sharp Microelectronics Technology, Inc. Method of using water vapor to increase the conductivity of cooper desposited with cu(hfac)TMVS
US6130161A (en) * 1997-05-30 2000-10-10 International Business Machines Corporation Method of forming copper interconnections with enhanced electromigration resistance and reduced defect sensitivity
US6268289B1 (en) * 1998-05-18 2001-07-31 Motorola Inc. Method for protecting the edge exclusion of a semiconductor wafer from copper plating through use of an edge exclusion masking layer
US6413858B1 (en) * 1999-08-27 2002-07-02 Micron Technology, Inc. Barrier and electroplating seed layer
US6326297B1 (en) * 1999-09-30 2001-12-04 Novellus Systems, Inc. Method of making a tungsten nitride barrier layer with improved adhesion and stability using a silicon layer
US6486063B2 (en) * 2000-03-02 2002-11-26 Tokyo Electron Limited Semiconductor device manufacturing method for a copper connection
US6368954B1 (en) * 2000-07-28 2002-04-09 Advanced Micro Devices, Inc. Method of copper interconnect formation using atomic layer copper deposition

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6028362A (en) * 1997-05-12 2000-02-22 Yamaha Corporation Damascene wiring with flat surface
US6800552B2 (en) * 1999-10-15 2004-10-05 Asm International, N.V. Deposition of transition metal carbides
US6607976B2 (en) * 2001-09-25 2003-08-19 Applied Materials, Inc. Copper interconnect barrier layer structure and formation method

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060205235A1 (en) * 2004-12-01 2006-09-14 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and fabrication method thereof
US7405151B2 (en) * 2004-12-01 2008-07-29 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming a semiconductor device
US20070096221A1 (en) * 2005-10-31 2007-05-03 Kai Frohberg Semiconductor device comprising copper-based contact plug and a method of forming the same
US20090218692A1 (en) * 2008-02-29 2009-09-03 Roland Hampp Barrier for Copper Integration in the FEOL
US10319826B2 (en) * 2017-04-12 2019-06-11 International Business Machines Corporation Replacement metal gate stack with oxygen and nitrogen scavenging layers
DE102021110258A1 (en) 2021-01-22 2022-07-28 Taiwan Semiconductor Manufacturing Co., Ltd. Gate structure of a semiconductor device and its manufacturing method

Also Published As

Publication number Publication date
US6716744B2 (en) 2004-04-06
JP2004006856A (en) 2004-01-08
US20030207550A1 (en) 2003-11-06

Similar Documents

Publication Publication Date Title
US6716744B2 (en) Ultra thin tungsten metal films used as adhesion promoter between barrier metals and copper
US6368954B1 (en) Method of copper interconnect formation using atomic layer copper deposition
US7799674B2 (en) Ruthenium alloy film for copper interconnects
US6017818A (en) Process for fabricating conformal Ti-Si-N and Ti-B-N based barrier films with low defect density
KR102036245B1 (en) Doped tantalum nitride for copper barrier applications
US6518167B1 (en) Method of forming a metal or metal nitride interface layer between silicon nitride and copper
US6413864B1 (en) Method of manufacturing a copper metal wiring in a semiconductor device
US7687911B2 (en) Silicon-alloy based barrier layers for integrated circuit metal interconnects
US20080132050A1 (en) Deposition process for graded cobalt barrier layers
US20080254623A1 (en) Methods for growing low-resistivity tungsten for high aspect ratio and small features
US8946074B2 (en) Method of making interconnect structure
US8264081B2 (en) Multilayered barrier metal thin-films
TW465069B (en) Barrier for copper metallization
US7164203B1 (en) Methods and procedures for engineering of composite conductive by atomic layer deposition
WO2000075964A2 (en) Method of fabricating semiconductor device employing copper interconnect structure
EP1249867A2 (en) A metal barrier for copper interconnects that incorporates silicon in the metal barrier or at the copper/metal barrier interface
Ruhl et al. Deposition of titanium nitride/tungsten layers for application in vertically integrated circuits technology
JP4065351B2 (en) Method for producing an insulating protective barrier film based on Ti-Si-N and Ti-BN with low defect density
US7855456B2 (en) Metal line of semiconductor device without production of high resistance compound due to metal diffusion and method for forming the same
US7041582B2 (en) Method of manufacturing semiconductor device
JP2000007337A (en) Tantalum thin film and thin film consisting mainly of tantalum and their production
KR100571387B1 (en) Copper wiring manufacturing method of semiconductor device
KR101089249B1 (en) Semiconductor device and a method of manufacturing the same

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION