US20040137741A1 - Methods for reducing contamination of semiconductor substrates - Google Patents
Methods for reducing contamination of semiconductor substrates Download PDFInfo
- Publication number
- US20040137741A1 US20040137741A1 US10/295,912 US29591202A US2004137741A1 US 20040137741 A1 US20040137741 A1 US 20040137741A1 US 29591202 A US29591202 A US 29591202A US 2004137741 A1 US2004137741 A1 US 2004137741A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- plasma
- heating
- during
- processing chamber
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
- H01L21/67115—Apparatus for thermal treatment mainly by radiation
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B08—CLEANING
- B08B—CLEANING IN GENERAL; PREVENTION OF FOULING IN GENERAL
- B08B7/00—Cleaning by methods not provided for in a single other subclass or a single group in this subclass
- B08B7/0064—Cleaning by methods not provided for in a single other subclass or a single group in this subclass by temperature changes
- B08B7/0071—Cleaning by methods not provided for in a single other subclass or a single group in this subclass by temperature changes by heating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67028—Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
- H01L21/67103—Apparatus for thermal treatment mainly by conduction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
- H01L21/67109—Apparatus for thermal treatment mainly by convection
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
- Y10S414/136—Associated with semiconductor wafer handling including wafer orienting means
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
- Y10S414/137—Associated with semiconductor wafer handling including means for charging or discharging wafer cassette
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
- Y10S414/137—Associated with semiconductor wafer handling including means for charging or discharging wafer cassette
- Y10S414/138—Wafers positioned vertically within cassette
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
- Y10S414/139—Associated with semiconductor wafer handling including wafer charging or discharging means for vacuum chamber
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
- Y10S414/14—Wafer cassette transporting
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/904—Charge carrier lifetime control
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/913—Diverse treatments performed in unitary chamber
Definitions
- the present invention relates generally to methods of reducing contamination of semiconductor substrates and, in particular, to in-situ and ex-situ methods of thermally desorbing adsorbed chemical species from the surfaces of semicondutor substrates after processing.
- Semiconductor substrates are typically subjected to various types of plasma processing such as etching and deposition during the manufacture of semiconductor devices.
- plasma processing such as etching and deposition during the manufacture of semiconductor devices.
- chemical species present in the reactor can become adsorbed onto the surface of the substrate.
- these adsorbed chemical species can react with moisture in the air to form particles. These particles can lead to lower device yields or can reduce the long term reliability of semiconductor devices.
- Dry cleaning methods do not expose the surface of the substrate to moisture. Additionally, dry cleaning has the added advantage of allowing fewer transfers of the substrate between processes during manufacture and, consequently, fewer exposures of the substrate to air.
- Methods of dry cleaning semiconductor substrates are disclosed in U.S. Pat. Nos. 4,863,561; 4,906,328; 5,300,187; 5,332,444; 5,350,480; 5,403,434; 5,716,495; 5,821,175; 5,950,071; 5,963,833; 5,994,240; and 6,124,211.
- Plasma processes are typically used to remove native oxides before deposition processes and to remove photoresists (e.g., photoresist stripping) after etching. Removal of contaminants by plasma processing, however, is also known.
- Gupta U.S. Pat. No. 5,328,555
- the inert plasma lifts loosely adhered particles from the surface of the substrate.
- Gupta further discloses increasing the flow of the inert gas without increasing the pressure in the vacuum chamber, to “sweep” the particles beyond the surface of the substrate, where they can be removed by the vacuum chamber exhaust system.
- Denning et al. U.S. Pat. No. 6,187,682 B1 disclose a method for performing a cleaning operation in-situ along with a physical sputtering operation.
- the method of Denning et al. involves placing a substrate into a chamber and generating a plasma within the chamber using an inert, noble, or reducing gas. The gas is ionized to form ions which are accelerated towards the substrate to result in physical sputtering of contaminants and oxides from the substrate surface.
- power supplied within the chamber is altered so that the ions impact a sputter target to sputter material onto a clean surface of the substrate in an in-situ manner.
- a method of reducing surface contamination of a semiconductor substrate includes mounting the substrate on a substrate support in a first processing chamber, processing the substrate, and heating the substrate.
- chemical species in the reactor are adsorbed onto the substrate surface.
- the temperature of the substrate is increased such that adsorbed chemical species are removed from the substrate surface by thermal desorption. Heating can be performed in-situ or ex-situ.
- the substrate can be heated by conduction, convection, radiant heating and/or, in a preferred embodiment, by treating the substrate with an inert plasma.
- the method can also include a step of transporting the substrate out of the plasma reactor using a substrate transport mechanism wherein, during the transport step, thermal energy is applied to the substrate and an inert gas is purged over the surface of the substrate.
- Thermal energy can be applied to the substrate via conduction from a heated transport mechanism, via convection from a radiant heater mounted on the substrate transport mechanism or via forced convection by heating the inert gas and purging the heated inert gas over the substrate surface to heat the substrate.
- the method further comprises steps of supplying a heat transfer gas between the substrate and substrate support during the processing step and shutting off the supply of heat transfer gas prior to the heating step.
- a lifter mechanism lifts the substrate off of the substrate support prior to or during the heating step and heating is performed by radiant heating, convection heating, treating the substrate with an inert plasma or combinations thereof.
- a substrate transport mechanism includes an arm, a substrate support surface adapted to support a semiconductor substrate during transport, one or more heaters adapted to heat a semiconductor substrate supported on the support surface, and a gas supply adapted to purge an inert gas over the surface of a semiconductor substrate supported on the support surface.
- the heaters may be resistance heaters or radiant heaters.
- the inert gas supply can be adapted to purge a heated inert gas over the substrate to heat the substrate by forced convection.
- FIG. 1 is a schematic of a prior art plasma reactor suitable for use with the present invention
- FIG. 2 shows a perspective view of a substrate transport mechanism according to the invention and a lift pin arrangement
- FIG. 3 shows a cross section of a semiconductor processing apparatus including the substrate transport mechanism of FIG. 2.
- Adsorbed chemical species are typically bonded to the substrate surface by very weak chemical forces (e.g., Van Der Waals forces).
- these adsorbed chemical species can be reduced or eliminated from the substrate surface by thermal desorption of the chemical species either in-situ, ex-situ or by using a combination of in-situ and ex-situ thermal desorption.
- thermal desorption can be done in-situ by heating the substrate.
- the temperature of the substrate and, consequently, the surface mobility of the adsorbed chemical species can be increased.
- thermal agitation of the adsorbed species will also increase, eventually overcoming the relatively weak forces bonding the adsorbed species to the substrate.
- the substrate can be heated by any method or combination of methods including, but not limited to, conduction, convention and radiant heating. In a preferred embodiment of the invention, however, the substrate is heated by treatment with an inert plasma.
- adsorbed chemical species present on the substrate surface are removed by thermal desorption, chemical reactions of the adsorbed material with species in the plasma are not necessary or even desirable. It is further preferred that ions in the inert plasma bombard the substrate surface during treatment with insufficient energy to achieve sputtering of the surface. In this manner, damage to the substrate can be minimized. Thus, in the present invention, ion bombardment will preferably only cause the temperature of the substrate to increase without resulting in physical sputtering of the surface. If thermal desorption occurs in the gas phase, the desorbed chemical species can be pumped away from the substrate. By applying this process after plasma processing but before the substrate is transported from the processing chamber, the concentration of adsorbed chemical species on the substrate surface can be reduced or eliminated.
- the characteristics of the inert plasma e.g., ion energy
- the exposure time can be adjusted depending upon the adsorbents present on the substrate surface. Generally, at higher temperatures desorption will occur more rapidly. However, higher temperatures may result in damage to the substrate. This is particularly true if an organic material such as a photoresist is present.
- thermal desorption can be performed ex-situ.
- Ex-situ thermal desorption can, for example, be accomplished by applying thermal energy to the substrate during transport or removal of the substrate from the reaction chamber.
- Thermal desorption can also be performed ex-situ in a transport module (e.g., a load lock) or in a separate processing chamber using any of the aforementioned methods of heating the substrate (e.g., conduction, convection, radiant heating and/or treating with an inert plasma).
- thermal desorption is performed prior to the substrate being placed in close proximity to other substrates. In this manner, cross-contamination can be minimized.
- thermal energy can be applied to the substrate ex-situ by using a heated substrate transport mechanism such as a robotic arm to remove the substrate from the process chamber.
- a heated substrate transport mechanism such as a robotic arm to remove the substrate from the process chamber.
- an inert gas is purged over the surface of the substrate during transport and while the substrate is being heated. In this manner, thermal desorption of chemical species present on the substrate surface can be further enhanced.
- any of the aforementioned thermal desorption methods can be employed prior to a photoresist stripping process. Although the stripping process will generally remove the adsorbed materials from the substrate surface, it may still be desirable to thermally desorb adsorbed materials from the substrate surface prior to the photoresist stripping process. In this manner, cross-contamination of other substrates can be minimized.
- the temperature of the photoresist will preferably be maintained below temperatures at which the photoresist can reticulate or burn. This temperature will vary depending upon the material from which the photoresist is made.
- a polysilicon etch will be used as an example.
- the present invention can be employed with any process (e.g., plasma etching, CVD, PECVD, etc.) wherein undesirable chemical species are adsorbed onto the surfaces of the substrate during processing.
- FIG. 1 illustrates a schematic diagram of a low pressure, high conductance plasma etch system known as the TCPTM 9400, which is available from Lam Research Corporation of Fremont, Calif.
- TCPTM 9400 is chosen to simplify the discussion herein, it should be borne in mind that the invention is not limited to low pressure, high conductance systems, and may in fact apply to any plasma processing system, including those designed for etching, deposition, etc.
- a plasma processing system 100 is shown.
- the plasma processing system includes a plasma processing chamber 102 .
- Plasma processing chamber 102 may have its interior walls formed of any suitable material, e.g., anodized aluminum.
- Above chamber 102 there is disposed an RF antenna which, in FIG. 1, is shown implemented by a transformer coupled plasma (TCPTM) coil.
- TCPTM transformer coupled plasma
- Other RF energy sources may also be used, however, such as magnetron, helicon, capacitively coupled, inductively coupled, ECR, etc.
- Coil 104 is energized by a radio frequency (RF) system 106 via an appropriately designed matching network (not shown). To provide an electrical path to ground, the walls of processing chamber 102 are typically grounded.
- RF radio frequency
- a gas injection ring 108 which, in the present example, represents a ring-shaped manifold having thereon a plurality of gas outlets 130 for releasing gaseous source materials, e.g., the etchant source gases, into the interior of chamber 102 .
- gaseous source materials e.g., the etchant source gases
- the gaseous source materials may also be released from ports built into the walls of the chamber itself or from an appropriately designed shower head apparatus, if desired.
- Substrate 110 is introduced into processing chamber 102 and disposed on a substrate support 112 , which acts as a second electrode and is preferably biased by an RF system 114 (also typically via a matching network).
- the substrate support 112 will typically include a chuck 128 , usually an electrostatic (ESC) chuck, which may be of a monopolar or a bipolar design.
- the substrate support may, however, include a mechanical chuck or any other suitable support structure for substrate 110 .
- a heat transfer gas such as helium may be introduced under pressure (e.g., about 5-10 Torr in one embodiment) between substrate support 112 and substrate 110 to act as a heat transfer medium for accurately controlling the substrate's temperature during processing, e.g., to ensure uniform and repeatable etching results.
- the substrate temperature is typically maintained at a level below about 60° C., usually from 50 to 60° C., during etching.
- Chuck 128 may also be provided with openings for lift pins 124 .
- Lift pins 124 are shown as part of lift pin assembly 126 . By raising or lowering lift pin assembly 126 , substrate 110 can be raised or lowered from the surface chuck 128 .
- Lift pin assembly 126 can be used to elevate the substrate off of chuck 128 to facilitate removal of substrate 110 from processing chamber 102 by a substrate transport mechanism (not shown). As shown in FIG. 1, the pressure within processing chamber 102 can be controlled by exhausting gas through exhaust port 116 , which is coupled to vacuum pump 118 .
- chamber 102 can include window 122 .
- Window 122 allows light, indicated by arrow 132 , that is produced by the reactions within chamber 102 to be detected by an optical sensor 134 outside of the chamber.
- Optical sensor 134 measures the intensity of light 132 emitted through window 122 during the etching process.
- Optical sensor 134 can produce an electrical signal indicated by arrow 136 which represents the intensity of light 132 .
- a computer 138 can then use a detection algorithm and electrical signal 136 to determine the endpoint for the processing and/or thermal desorption steps.
- Computer 138 can then generate an endpoint signal indicated by arrow 140 which is sent to a chamber controller 142 .
- Controller 142 can then use endpoint signal 140 to stop the processing and/or heating of the substrate.
- Chamber 102 can further contain within its interior other conventional parts and structures, which are omitted from FIG. 1 to simplify the illustration.
- RF power is supplied to the coil 104 and inductively coupled to the plasma within processing chamber 102 through dielectric window 120 , which may be made of quartz or another suitable dielectric material.
- dielectric window 120 which may be made of quartz or another suitable dielectric material.
- the RF power from the coil 104 energizes the injected etchant source gases into a plasma state such that reactive plasma species are present within chamber 102 .
- RF system 114 may also be turned on to provide RF power to chuck 112 and to bias substrate 110 .
- the reactive plasma species can then react with the surface of substrate 110 to etch away portions of substrate 110 unprotected by a protective mask (e.g., a hard mask or a photoresist mask), thereby forming the desired features on the substrate surface.
- a protective mask e.g., a hard mask or a photoresist mask
- etch byproducts may remain within plasma processing chamber 102 and become chemically adsorbed on the surfaces of the substrate.
- Typical etch chemistries used in etching semiconductor substrates include halogens such as Cl, F and Br.
- the chemical species adsorbed onto the substrate surface will typically include a halogen.
- the adsorbed species can include chemical species present in the reactant gas itself (e.g., TEOS).
- these adsorbed species can cause defects or otherwise damage the substrate.
- adsorbed chemical species comprising halogens can form acid gases which can corrode the substrate.
- These adsorbed species can also react with moisture in the air to form chemical condensates (e.g., particles) which can cause defects in later processing.
- chemical condensates e.g., particles
- the chemical condensates formed on the substrate typically contain some combination of Si, O and halogens.
- the substrate includes a gate conductor layer (typically polysilicon) disposed over a gate dielectric layer (typically SiO 2 ) and the etching step involves etching through the gate conductor layer to expose at least a portion of the gate dielectric layer.
- a gate conductor layer typically polysilicon
- a gate dielectric layer typically SiO 2
- the etched or otherwise plasma processed substrate 110 is then heated in-situ in processing chamber 102 .
- the substrate can be heated in-situ by conduction, convection and/or radiant heating.
- the substrate can be heated via thermal conduction by heaters (not shown) mounted in substrate support 112 or chuck 128 .
- the substrate can be heated using radiant heaters (not shown).
- radiant heating the heaters can be mounted either inside or outside of processing chamber 102 .
- the substrate can also be heated by convection.
- a heated inert gas e.g., Ar, He, etc.
- the substrate is heated in-situ by treatment with an inert plasma.
- processing chamber 102 Before treating the substrate with an inert plasma, processing chamber 102 is typically purged to remove any remaining processing gases and/or volatile etch byproducts. Processing chamber 102 is then supplied with the inert gas.
- the inert gas is He or Ar.
- Other inert gases e.g., Ne, Xe, Kr, etc.
- the type of inert gas employed can influence the energy of the ions bombarding the substrate. At a constant ion velocity, the energy of an ion will increase with its mass. Thus lighter He atoms will possess less energy at the same velocity than heavier species such as Ar.
- an atom having a lower mass e.g., He
- higher plasma densities can be used with inert gases of lighter atoms such as He while still minimizing sputtering of the substrate surface.
- RF coil 104 After the inert gas is supplied to processing chamber 102 , power is then applied to RF coil 104 to energize a plasma from the injected inert gas, thereby producing plasma species within chamber 102 .
- RF system 114 may also be turned on to bias substrate 110 during treatment with the inert plasma.
- an electron-free space-charge region designated as a “sheath” forms between the plasma and contacting solid surfaces including the substrate surface. Ions in the plasma are accelerated toward the surface when entering this plasma sheath.
- the characteristics of the plasma sheath can thus have an influence over incident ion fluxes and their energies and, consequently, can influence the characteristics and consequences (e.g., sputtering of the substrate surface vs. bombardment without sputtering) of plasma-surface interactions.
- the energy gained by the ions as they are accelerated through the plasma sheath between the substrate and the plasma is preferably 100 volts or less, more preferably 50 volts or less. It is believed that sputtering begins to occur at ion energies of approximately 50 volts. By maintaining the energy gained by the ions as they are accelerated through the plasma sheath between the substrate and the plasma to a level of 100 volts or less, sputtering of the substrate surface can be minimized.
- Treatment of the substrate with the inert plasma will preferably be conducted for less than 20 seconds, more preferably less than 12 seconds. Shorter times result in greater process efficiency. However, treatment of the substrate with the inert plasma can also be conducted for longer times. Longer process times may be necessary where delicate structures subject to damage are present on the substrate. Photoresist layers, for example, often comprise organic polymers which can reticulate (burn) at elevated temperatures. The presence of these structures on the substrate may therefore limit substrate temperatures which can be achieved during treatment with the inert plasma. During in-situ treatment with the inert plasma, the substrate will preferably reach a temperature of at least 80° C. Significantly higher temperatures (e.g., as high as 300° C.) can also be realized. Higher temperatures, will generally allow for shorter treatment times but may result in damage to the substrate.
- the heat transfer gas which is used to control the temperature of substrate 110 during processing is turned off prior to treating substrate 110 with the inert plasma. In this manner, heat transfer from the substrate to the substrate support can be reduced.
- the substrate 110 can be lifted off of the substrate support 112 (e.g., by raising lifter 126 ) prior to or during heating in order to more effectively thermally isolate the substrate from the substrate support. In this manner, the temperature of the substrate can be increased more rapidly when thermal energy is applied thereto by convection, radiant heating or treatment with an inert plasma. If heating the substrate via conduction from a heated substrate support or chuck, efficient heat transfer from the substrate support to the substrate would be desirable.
- thermal desorption can be performed ex-situ.
- Ex-situ thermal desorption can, for example, be performed with a heated substrate transport mechanism such as a robotic arm.
- FIG. 2 shows a substrate 202 supported on a robotic arm 204 .
- a lift pin mechanism 208 having four lift pins 206 is shown below the substrate 202 .
- the robotic arm 204 has openings (slits are shown) to allow the arm to slide into position under the substrate when the substrate is raised using lift pins 206 .
- the robotic arm 204 can be provided with one or more heaters 210 to transfer thermal energy to the substrate 202 during transport. As shown in FIG.
- heater 210 can be a resistance heater embedded or otherwise mounted in the robotic arm 204 . Other types of heaters may also be employed, however. Further, the gas supplied to the substrate may itself be heated. In this manner, the substrate can be heated via forced convection.
- the inert purge gas may, for example, be heated by heaters incorporated into the purge gas supply (not shown). By heating the substrate during transfer, thermal desorption of chemical species adsorbed on the substrate surface can be realized during substrate transport.
- the substrate may also be purged with an inert gas during transport from processing chamber 102 .
- inert gas 212 is shown being supplied through conduit 214 that is external to robotic arm 204 .
- the inert gas 212 could also be supplied, however, by an internal conduit (not shown) running along the length of the robotic arm or by a remote gas supply.
- Heating ex-situ can also be performed in a separate processing chamber or in a transport module such as a load lock.
- the substrate can be processed in a first processing chamber and then transported into a second processing chamber wherein the substrate can be heated to thermally desorb adsorbed chemical species.
- the substrate can be heated in the second processing chamber by any of the aforementioned methods including, but not limited to, conduction, convection and/or radiant heating.
- the second processing chamber is a plasma chamber, the substrate can be heated by treating the substrate with an inert plasma.
- heating can be conducted in the transport module using any of the aforementioned heating means including, but not limited to, conduction, convection, and/or radiant heating.
- the transport module is provided with a plasma generating capability, the substrate can be treated with an inert plasma in the transport module.
- the transport module can itself be considered a second processing chamber.
- the substrate 202 can be transported to another apparatus for further processing.
- the substrate can be transported to a photoresist stripping apparatus for removal of the photoresist.
- FIG. 3 shows the robotic arm of FIG. 2 as part of a semiconductor processing apparatus 300 including an entrance load lock 302 , a substrate processing chamber 304 and an exit load lock 306 . According to the invention, a semiconductor process using the apparatus of FIG.
- 3 can include steps of: (1) moving a first robotic arm 308 supporting a substrate 202 to be processed such that substrate 202 is transferred to a process position in a processing chamber 304 ; (2) raising a lifter (not shown) having a plurality of lift pins 206 to an upper position at which the substrate 202 is supported on upper ends of lift pins 206 ; (3) retracting the first robot arm 308 away from substrate 202 ; (4) lowering the lifter to a lower position at which the substrate 202 is supported on a substrate holder (not shown) in substrate processing chamber 304 ; (5) clamping substrate 202 to the substrate holder, (6) supplying a heat transfer gas between substrate 202 and the substrate support; (7) processing substrate 202 with a plasma, wherein, during processing, chemical species present in the reactor are adsorbed onto the substrate surface; (8) unclamping substrate 202 , (9) raising the lifter to an upper position, (10) optionally heating substrate 202 to raise the temperature of the substrate and to thereby thermally desorb adsorbed chemical
- Thermal energy can be applied to substrate 202 while an inert gas is purged over the surface of substrate 202 during transfer of substrate 202 out of processing chamber 304 and/or out of exit load lock 306 .
- Thermal energy can be applied to the substrate during transport by purging a heated inert gas over the surface of the substrate or by conduction from a heated substrate transport mechanism.
- Substrate 202 can also be heated inside exit load lock 306 or, alternatively, substrate 202 can be transported to a second processing chamber (not shown) for heating. Heating in the exit load lock or in the second processing chamber can be conducted by any of the aforementioned heating methods. Further, if the second processing chamber is a plasma chamber, the substrate can be heated by treatment with an inert plasma.
- the endpoint of the thermal desorption process can be determined by optical emission or other techniques.
- the emission from a particular chemical species e.g., the species being thermally desorbed during the heating step
- the emission level will decrease and level off to a low value when the adsorbed species is removed from the substrate surface.
- the concentration of the desorbed species can also be determined by analyzing the gas in the reactor during heating using a mass spectrometer or other gas analyzer (e.g., a residual gas analyzer).
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Methods for reducing contamination of semiconductor substrates after processing are provided. The methods include heating the processed substrate to remove adsorbed chemical species from the substrate surface by thermal desorption. Thermal desorption can be performed either in-situ or ex-situ. The substrate can be heated by convection, conduction, and/or radiant heating. The substrate can also be heated by treating the surface of the processed substrate with an inert plasma during which treatment ions in the plasma bombard the substrate surface raising the temperature thereof. Thermal desorption can also be performed ex-situ by applying thermal energy to the substrate during transport of the substrate from the processing chamber and/or by transporting the substrate to a transport module (e.g., a load lock) or to a second processing chamber for heating. Thermal desorption during transport can be enhanced by purging an inert gas over the substrate surface.
Description
- The present invention relates generally to methods of reducing contamination of semiconductor substrates and, in particular, to in-situ and ex-situ methods of thermally desorbing adsorbed chemical species from the surfaces of semicondutor substrates after processing.
- Semiconductor substrates are typically subjected to various types of plasma processing such as etching and deposition during the manufacture of semiconductor devices. During plasma processing of semiconductor substrates, however, chemical species present in the reactor can become adsorbed onto the surface of the substrate. Upon removal of the substrate from the plasma chamber, these adsorbed chemical species can react with moisture in the air to form particles. These particles can lead to lower device yields or can reduce the long term reliability of semiconductor devices.
- Various methods of removing contaminants from semiconductor substrates have been employed. For example, wet cleaning processes have been used in semiconductor device manufacture to remove contaminants from the substrate surface. However, as device dimensions shrink, it has become increasingly difficult to effectively clean submicron structures using liquid processes. Also, it is often difficult to remove residual moisture from the cleaning process. This moisture can be a potential source of post-manufacture corrosion. Further, wet cleaning involves an additional process step which can add to the cost of the process.
- Surface contamination of the substrate surface can also be reduced by dry cleaning methods. Dry cleaning methods do not expose the surface of the substrate to moisture. Additionally, dry cleaning has the added advantage of allowing fewer transfers of the substrate between processes during manufacture and, consequently, fewer exposures of the substrate to air. Methods of dry cleaning semiconductor substrates are disclosed in U.S. Pat. Nos. 4,863,561; 4,906,328; 5,300,187; 5,332,444; 5,350,480; 5,403,434; 5,716,495; 5,821,175; 5,950,071; 5,963,833; 5,994,240; and 6,124,211.
- Plasma processes are typically used to remove native oxides before deposition processes and to remove photoresists (e.g., photoresist stripping) after etching. Removal of contaminants by plasma processing, however, is also known. Gupta (U.S. Pat. No. 5,328,555), for example, discloses a process of removing particles from the surface of a substrate by forming a plasma from an inert plasma precursor gas. According to Gupta, the inert plasma lifts loosely adhered particles from the surface of the substrate. Gupta further discloses increasing the flow of the inert gas without increasing the pressure in the vacuum chamber, to “sweep” the particles beyond the surface of the substrate, where they can be removed by the vacuum chamber exhaust system. According to Gupta, particles having a size of about 0.1 micron or larger can be removed in this manner. Denning et al. (U.S. Pat. No. 6,187,682 B1) disclose a method for performing a cleaning operation in-situ along with a physical sputtering operation. The method of Denning et al. involves placing a substrate into a chamber and generating a plasma within the chamber using an inert, noble, or reducing gas. The gas is ionized to form ions which are accelerated towards the substrate to result in physical sputtering of contaminants and oxides from the substrate surface. Following this cleaning operation, power supplied within the chamber is altered so that the ions impact a sputter target to sputter material onto a clean surface of the substrate in an in-situ manner.
- There still exists a need for a method of rapidly removing adsorbed chemical species from the surfaces of processed semiconductor substrates in situ before these chemical species can react with moisture to form particles.
- In order to transfer a semiconductor substrate into and out of a processing chamber, it is conventional to utilize various robot arm and lift pin arrangements. See, for example, U.S. Pat. Nos. 4,431,473; 4,790,258; 4,842,683; 5,215,619; 5,314,538; and 5,622,400. The transfer of substrates into and out of a processing chamber can itself be a source of particle contamination. Further, as set forth above, any adsorbed chemical species remaining on the substrate surface after processing can react with moisture to form particles. It would therefore be desirable to remove adsorbed chemical species from a substrate surface during transfer of the substrate from a processing chamber. Such an ex-situ technique would allow for increased process efficiencies by utilizing the time in which the substrate is being transferred.
- According to a first embodiment of the invention, a method of reducing surface contamination of a semiconductor substrate is provided. The method includes mounting the substrate on a substrate support in a first processing chamber, processing the substrate, and heating the substrate. As a result of processing, chemical species in the reactor are adsorbed onto the substrate surface. During the heating step, the temperature of the substrate is increased such that adsorbed chemical species are removed from the substrate surface by thermal desorption. Heating can be performed in-situ or ex-situ. The substrate can be heated by conduction, convection, radiant heating and/or, in a preferred embodiment, by treating the substrate with an inert plasma. The method can also include a step of transporting the substrate out of the plasma reactor using a substrate transport mechanism wherein, during the transport step, thermal energy is applied to the substrate and an inert gas is purged over the surface of the substrate. Thermal energy can be applied to the substrate via conduction from a heated transport mechanism, via convection from a radiant heater mounted on the substrate transport mechanism or via forced convection by heating the inert gas and purging the heated inert gas over the substrate surface to heat the substrate.
- According to another embodiment of the invention, the method further comprises steps of supplying a heat transfer gas between the substrate and substrate support during the processing step and shutting off the supply of heat transfer gas prior to the heating step. In a further preferred embodiment, a lifter mechanism lifts the substrate off of the substrate support prior to or during the heating step and heating is performed by radiant heating, convection heating, treating the substrate with an inert plasma or combinations thereof.
- According to a further embodiment of the invention, a substrate transport mechanism is provided. The substrate transport mechanism includes an arm, a substrate support surface adapted to support a semiconductor substrate during transport, one or more heaters adapted to heat a semiconductor substrate supported on the support surface, and a gas supply adapted to purge an inert gas over the surface of a semiconductor substrate supported on the support surface. The heaters may be resistance heaters or radiant heaters. Alternatively, the inert gas supply can be adapted to purge a heated inert gas over the substrate to heat the substrate by forced convection.
- FIG. 1 is a schematic of a prior art plasma reactor suitable for use with the present invention;
- FIG. 2 shows a perspective view of a substrate transport mechanism according to the invention and a lift pin arrangement; and
- FIG. 3 shows a cross section of a semiconductor processing apparatus including the substrate transport mechanism of FIG. 2.
- As set forth above, chemical species adsorbed onto semiconductor substrate surfaces as a result of etching or other processing can react with moisture to form particle contaminants. These contaminants, if they remain on the surface of the substrate, can cause defects in a semiconductor device manufactured from the substrate thus resulting in decreased yields and/or reduced device life. Alternatively, these contaminants can be transferred from the processed substrate to other substrates causing defects in the subsequent processing of those other substrates. For example, if a freshly etched substrate containing surface contaminants comes into contact with unetched substrates in a closed environment such as a load lock, FOUP or cassette, the adsorbed contaminants can be transferred to the surfaces of the other substrates. This cross-contamination can occur through a time-dependent surface adsorption/desorption mechanism. Contaminants adsorbed on an unetched substrate surface can have a detrimental effect on substrate integrity if not removed prior to further processing. If the substrates are being etched, for example, the transferred contaminants can lead to micro-masking defects during subsequent etching processes.
- Adsorbed chemical species are typically bonded to the substrate surface by very weak chemical forces (e.g., Van Der Waals forces). In the present invention, these adsorbed chemical species can be reduced or eliminated from the substrate surface by thermal desorption of the chemical species either in-situ, ex-situ or by using a combination of in-situ and ex-situ thermal desorption.
- In a first embodiment of the invention, thermal desorption can be done in-situ by heating the substrate. In this manner, the temperature of the substrate and, consequently, the surface mobility of the adsorbed chemical species can be increased. As the substrate temperature increases, thermal agitation of the adsorbed species will also increase, eventually overcoming the relatively weak forces bonding the adsorbed species to the substrate. In the present invention, the substrate can be heated by any method or combination of methods including, but not limited to, conduction, convention and radiant heating. In a preferred embodiment of the invention, however, the substrate is heated by treatment with an inert plasma.
- Since adsorbed chemical species present on the substrate surface are removed by thermal desorption, chemical reactions of the adsorbed material with species in the plasma are not necessary or even desirable. It is further preferred that ions in the inert plasma bombard the substrate surface during treatment with insufficient energy to achieve sputtering of the surface. In this manner, damage to the substrate can be minimized. Thus, in the present invention, ion bombardment will preferably only cause the temperature of the substrate to increase without resulting in physical sputtering of the surface. If thermal desorption occurs in the gas phase, the desorbed chemical species can be pumped away from the substrate. By applying this process after plasma processing but before the substrate is transported from the processing chamber, the concentration of adsorbed chemical species on the substrate surface can be reduced or eliminated.
- In the present invention, the characteristics of the inert plasma (e.g., ion energy) and the exposure time can be adjusted depending upon the adsorbents present on the substrate surface. Generally, at higher temperatures desorption will occur more rapidly. However, higher temperatures may result in damage to the substrate. This is particularly true if an organic material such as a photoresist is present.
- In a second embodiment of the invention, thermal desorption can be performed ex-situ. Ex-situ thermal desorption can, for example, be accomplished by applying thermal energy to the substrate during transport or removal of the substrate from the reaction chamber. Thermal desorption can also be performed ex-situ in a transport module (e.g., a load lock) or in a separate processing chamber using any of the aforementioned methods of heating the substrate (e.g., conduction, convection, radiant heating and/or treating with an inert plasma). In a preferred embodiment, thermal desorption is performed prior to the substrate being placed in close proximity to other substrates. In this manner, cross-contamination can be minimized.
- In a preferred embodiment of the present invention, thermal energy can be applied to the substrate ex-situ by using a heated substrate transport mechanism such as a robotic arm to remove the substrate from the process chamber. In a further preferred embodiment, an inert gas is purged over the surface of the substrate during transport and while the substrate is being heated. In this manner, thermal desorption of chemical species present on the substrate surface can be further enhanced.
- If the substrate has a photoresist layer, any of the aforementioned thermal desorption methods, alone or in combination, can be employed prior to a photoresist stripping process. Although the stripping process will generally remove the adsorbed materials from the substrate surface, it may still be desirable to thermally desorb adsorbed materials from the substrate surface prior to the photoresist stripping process. In this manner, cross-contamination of other substrates can be minimized. When treating a semiconductor substrate having a photoresist layer with an inert plasma, the temperature of the photoresist will preferably be maintained below temperatures at which the photoresist can reticulate or burn. This temperature will vary depending upon the material from which the photoresist is made.
- In order to illustrate the invention, a polysilicon etch will be used as an example. The present invention, however, can be employed with any process (e.g., plasma etching, CVD, PECVD, etc.) wherein undesirable chemical species are adsorbed onto the surfaces of the substrate during processing.
- FIG. 1 illustrates a schematic diagram of a low pressure, high conductance plasma etch system known as the TCP™ 9400, which is available from Lam Research Corporation of Fremont, Calif. Although the TCP™ 9400 is chosen to simplify the discussion herein, it should be borne in mind that the invention is not limited to low pressure, high conductance systems, and may in fact apply to any plasma processing system, including those designed for etching, deposition, etc.
- Referring to FIG. 1, a
plasma processing system 100 is shown. The plasma processing system includes aplasma processing chamber 102.Plasma processing chamber 102 may have its interior walls formed of any suitable material, e.g., anodized aluminum. Abovechamber 102, there is disposed an RF antenna which, in FIG. 1, is shown implemented by a transformer coupled plasma (TCP™) coil. Other RF energy sources may also be used, however, such as magnetron, helicon, capacitively coupled, inductively coupled, ECR, etc.Coil 104 is energized by a radio frequency (RF)system 106 via an appropriately designed matching network (not shown). To provide an electrical path to ground, the walls ofprocessing chamber 102 are typically grounded. - Within processing
chamber 102, there is provided agas injection ring 108, which, in the present example, represents a ring-shaped manifold having thereon a plurality ofgas outlets 130 for releasing gaseous source materials, e.g., the etchant source gases, into the interior ofchamber 102. The gaseous source materials may also be released from ports built into the walls of the chamber itself or from an appropriately designed shower head apparatus, if desired. -
Substrate 110 is introduced intoprocessing chamber 102 and disposed on a substrate support 112, which acts as a second electrode and is preferably biased by an RF system 114 (also typically via a matching network). The substrate support 112 will typically include achuck 128, usually an electrostatic (ESC) chuck, which may be of a monopolar or a bipolar design. The substrate support may, however, include a mechanical chuck or any other suitable support structure forsubstrate 110. A heat transfer gas such as helium may be introduced under pressure (e.g., about 5-10 Torr in one embodiment) between substrate support 112 andsubstrate 110 to act as a heat transfer medium for accurately controlling the substrate's temperature during processing, e.g., to ensure uniform and repeatable etching results. The substrate temperature is typically maintained at a level below about 60° C., usually from 50 to 60° C., during etching.Chuck 128 may also be provided with openings for lift pins 124. Lift pins 124 are shown as part oflift pin assembly 126. By raising or loweringlift pin assembly 126,substrate 110 can be raised or lowered from thesurface chuck 128. Liftpin assembly 126 can be used to elevate the substrate off ofchuck 128 to facilitate removal ofsubstrate 110 from processingchamber 102 by a substrate transport mechanism (not shown). As shown in FIG. 1, the pressure withinprocessing chamber 102 can be controlled by exhausting gas throughexhaust port 116, which is coupled tovacuum pump 118. - In order to monitor the substrate during processing and/or thermal desorption,
chamber 102 can includewindow 122.Window 122 allows light, indicated by arrow 132, that is produced by the reactions withinchamber 102 to be detected by anoptical sensor 134 outside of the chamber.Optical sensor 134 measures the intensity of light 132 emitted throughwindow 122 during the etching process.Optical sensor 134 can produce an electrical signal indicated byarrow 136 which represents the intensity of light 132. Acomputer 138 can then use a detection algorithm andelectrical signal 136 to determine the endpoint for the processing and/or thermal desorption steps.Computer 138 can then generate an endpoint signal indicated byarrow 140 which is sent to achamber controller 142.Controller 142 can then useendpoint signal 140 to stop the processing and/or heating of the substrate. -
Chamber 102 can further contain within its interior other conventional parts and structures, which are omitted from FIG. 1 to simplify the illustration. - RF power is supplied to the
coil 104 and inductively coupled to the plasma withinprocessing chamber 102 throughdielectric window 120, which may be made of quartz or another suitable dielectric material. WhenRF system 106 is turned on, the RF power from thecoil 104 energizes the injected etchant source gases into a plasma state such that reactive plasma species are present withinchamber 102.RF system 114 may also be turned on to provide RF power to chuck 112 and tobias substrate 110. The reactive plasma species can then react with the surface ofsubstrate 110 to etch away portions ofsubstrate 110 unprotected by a protective mask (e.g., a hard mask or a photoresist mask), thereby forming the desired features on the substrate surface. Most of the byproducts, which are generated through the reaction between the plasma species themselves, between the plasma species and the substrate films and/or between the plasma species and the protective overlying layer (e.g., photoresist) are then exhausted throughexhaust port 116. - At the end of the etch sequence, various etch byproducts, particularly the less volatile byproducts, may remain within
plasma processing chamber 102 and become chemically adsorbed on the surfaces of the substrate. Typical etch chemistries used in etching semiconductor substrates include halogens such as Cl, F and Br. In an etch process, the chemical species adsorbed onto the substrate surface will typically include a halogen. In a deposition process, the adsorbed species can include chemical species present in the reactant gas itself (e.g., TEOS). - Upon removal from the plasma chamber, these adsorbed species can cause defects or otherwise damage the substrate. For example, adsorbed chemical species comprising halogens can form acid gases which can corrode the substrate. These adsorbed species can also react with moisture in the air to form chemical condensates (e.g., particles) which can cause defects in later processing. In a polysilicon etch, the chemical condensates formed on the substrate typically contain some combination of Si, O and halogens.
- In a preferred embodiment of the invention, the substrate includes a gate conductor layer (typically polysilicon) disposed over a gate dielectric layer (typically SiO2) and the etching step involves etching through the gate conductor layer to expose at least a portion of the gate dielectric layer.
- According to a first embodiment of the invention, the etched or otherwise plasma processed
substrate 110 is then heated in-situ inprocessing chamber 102. The substrate can be heated in-situ by conduction, convection and/or radiant heating. For example, the substrate can be heated via thermal conduction by heaters (not shown) mounted in substrate support 112 orchuck 128. Alternatively, the substrate can be heated using radiant heaters (not shown). When radiant heating is employed, the heaters can be mounted either inside or outside ofprocessing chamber 102. The substrate can also be heated by convection. For example, a heated inert gas (e.g., Ar, He, etc.) can be injected intoprocessing chamber 102 and directed at the substrate surface. In a preferred embodiment, however, the substrate is heated in-situ by treatment with an inert plasma. - Before treating the substrate with an inert plasma,
processing chamber 102 is typically purged to remove any remaining processing gases and/or volatile etch byproducts.Processing chamber 102 is then supplied with the inert gas. In a preferred embodiment, the inert gas is He or Ar. Other inert gases (e.g., Ne, Xe, Kr, etc.) or combinations of inert gases, however, can also be used. The type of inert gas employed can influence the energy of the ions bombarding the substrate. At a constant ion velocity, the energy of an ion will increase with its mass. Thus lighter He atoms will possess less energy at the same velocity than heavier species such as Ar. When delicate structures are present on the substrate (e.g., exposed gate oxide layers), an atom having a lower mass (e.g., He) can be used to reduce sputtering and potential damage to the substrate. Also, higher plasma densities can be used with inert gases of lighter atoms such as He while still minimizing sputtering of the substrate surface. - After the inert gas is supplied to
processing chamber 102, power is then applied toRF coil 104 to energize a plasma from the injected inert gas, thereby producing plasma species withinchamber 102.RF system 114 may also be turned on tobias substrate 110 during treatment with the inert plasma. - When the plasma is energized, electrons are accelerated by the applied RF field and collide inelastically with the inert gas molecules to produce a complex mixture of reactive species including ions, atoms, and radicals. During plasma processing, an electron-free space-charge region designated as a “sheath” forms between the plasma and contacting solid surfaces including the substrate surface. Ions in the plasma are accelerated toward the surface when entering this plasma sheath. The characteristics of the plasma sheath can thus have an influence over incident ion fluxes and their energies and, consequently, can influence the characteristics and consequences (e.g., sputtering of the substrate surface vs. bombardment without sputtering) of plasma-surface interactions.
- In the present invention, during treatment of the substrate with the inert plasma, the energy gained by the ions as they are accelerated through the plasma sheath between the substrate and the plasma is preferably 100 volts or less, more preferably 50 volts or less. It is believed that sputtering begins to occur at ion energies of approximately 50 volts. By maintaining the energy gained by the ions as they are accelerated through the plasma sheath between the substrate and the plasma to a level of 100 volts or less, sputtering of the substrate surface can be minimized.
- Treatment of the substrate with the inert plasma will preferably be conducted for less than 20 seconds, more preferably less than 12 seconds. Shorter times result in greater process efficiency. However, treatment of the substrate with the inert plasma can also be conducted for longer times. Longer process times may be necessary where delicate structures subject to damage are present on the substrate. Photoresist layers, for example, often comprise organic polymers which can reticulate (burn) at elevated temperatures. The presence of these structures on the substrate may therefore limit substrate temperatures which can be achieved during treatment with the inert plasma. During in-situ treatment with the inert plasma, the substrate will preferably reach a temperature of at least 80° C. Significantly higher temperatures (e.g., as high as 300° C.) can also be realized. Higher temperatures, will generally allow for shorter treatment times but may result in damage to the substrate.
- In a preferred embodiment of the invention, the heat transfer gas which is used to control the temperature of
substrate 110 during processing is turned off prior to treatingsubstrate 110 with the inert plasma. In this manner, heat transfer from the substrate to the substrate support can be reduced. In a further preferred embodiment, thesubstrate 110 can be lifted off of the substrate support 112 (e.g., by raising lifter 126) prior to or during heating in order to more effectively thermally isolate the substrate from the substrate support. In this manner, the temperature of the substrate can be increased more rapidly when thermal energy is applied thereto by convection, radiant heating or treatment with an inert plasma. If heating the substrate via conduction from a heated substrate support or chuck, efficient heat transfer from the substrate support to the substrate would be desirable. - According to a second embodiment of the invention, thermal desorption can be performed ex-situ. Ex-situ thermal desorption can, for example, be performed with a heated substrate transport mechanism such as a robotic arm. FIG. 2 shows a
substrate 202 supported on arobotic arm 204. Alift pin mechanism 208 having fourlift pins 206 is shown below thesubstrate 202. Therobotic arm 204 has openings (slits are shown) to allow the arm to slide into position under the substrate when the substrate is raised using lift pins 206. In the present invention, therobotic arm 204 can be provided with one ormore heaters 210 to transfer thermal energy to thesubstrate 202 during transport. As shown in FIG. 2,heater 210 can be a resistance heater embedded or otherwise mounted in therobotic arm 204. Other types of heaters may also be employed, however. Further, the gas supplied to the substrate may itself be heated. In this manner, the substrate can be heated via forced convection. The inert purge gas may, for example, be heated by heaters incorporated into the purge gas supply (not shown). By heating the substrate during transfer, thermal desorption of chemical species adsorbed on the substrate surface can be realized during substrate transport. - The substrate may also be purged with an inert gas during transport from processing
chamber 102. In FIG. 2,inert gas 212 is shown being supplied throughconduit 214 that is external torobotic arm 204. Theinert gas 212 could also be supplied, however, by an internal conduit (not shown) running along the length of the robotic arm or by a remote gas supply. By heating thesubstrate 202 and purginginert gas 212 over the substrate surface during transport, chemical species present on the substrate surface can be effectively reduced or eliminated via thermal desorption. - Heating ex-situ can also be performed in a separate processing chamber or in a transport module such as a load lock. For example, the substrate can be processed in a first processing chamber and then transported into a second processing chamber wherein the substrate can be heated to thermally desorb adsorbed chemical species. The substrate can be heated in the second processing chamber by any of the aforementioned methods including, but not limited to, conduction, convection and/or radiant heating. Further, if the second processing chamber is a plasma chamber, the substrate can be heated by treating the substrate with an inert plasma. Further, if the substrate is transported out of the first processing chamber and into a transport module such as a load lock, heating can be conducted in the transport module using any of the aforementioned heating means including, but not limited to, conduction, convection, and/or radiant heating. Further, if the transport module is provided with a plasma generating capability, the substrate can be treated with an inert plasma in the transport module. In this embodiment, the transport module can itself be considered a second processing chamber.
- After removal from the processing chamber, the
substrate 202 can be transported to another apparatus for further processing. For example, if the substrate has a photoresist layer, the substrate can be transported to a photoresist stripping apparatus for removal of the photoresist. - FIG. 3 shows the robotic arm of FIG. 2 as part of a
semiconductor processing apparatus 300 including anentrance load lock 302, asubstrate processing chamber 304 and anexit load lock 306. According to the invention, a semiconductor process using the apparatus of FIG. 3 can include steps of: (1) moving a first robotic arm 308 supporting a substrate 202 to be processed such that substrate 202 is transferred to a process position in a processing chamber 304; (2) raising a lifter (not shown) having a plurality of lift pins 206 to an upper position at which the substrate 202 is supported on upper ends of lift pins 206; (3) retracting the first robot arm 308 away from substrate 202; (4) lowering the lifter to a lower position at which the substrate 202 is supported on a substrate holder (not shown) in substrate processing chamber 304; (5) clamping substrate 202 to the substrate holder, (6) supplying a heat transfer gas between substrate 202 and the substrate support; (7) processing substrate 202 with a plasma, wherein, during processing, chemical species present in the reactor are adsorbed onto the substrate surface; (8) unclamping substrate 202, (9) raising the lifter to an upper position, (10) optionally heating substrate 202 to raise the temperature of the substrate and to thereby thermally desorb adsorbed chemical species from the substrate surface, (11) transporting substrate 202 out of the substrate processing chamber 304 and into exit load lock 306 with a second robotic arm 310, and (12) removing substrate 202 from exit load lock 306. - Thermal energy can be applied to
substrate 202 while an inert gas is purged over the surface ofsubstrate 202 during transfer ofsubstrate 202 out ofprocessing chamber 304 and/or out ofexit load lock 306. Thermal energy can be applied to the substrate during transport by purging a heated inert gas over the surface of the substrate or by conduction from a heated substrate transport mechanism.Substrate 202 can also be heated insideexit load lock 306 or, alternatively,substrate 202 can be transported to a second processing chamber (not shown) for heating. Heating in the exit load lock or in the second processing chamber can be conducted by any of the aforementioned heating methods. Further, if the second processing chamber is a plasma chamber, the substrate can be heated by treatment with an inert plasma. - In the present invention, the endpoint of the thermal desorption process can be determined by optical emission or other techniques. In the optical emission technique, the emission from a particular chemical species (e.g., the species being thermally desorbed during the heating step) can be monitored at a specified wavelength. As the adsorbed chemical species is desorbed from the substrate surface, the emission level will decrease and level off to a low value when the adsorbed species is removed from the substrate surface. The concentration of the desorbed species can also be determined by analyzing the gas in the reactor during heating using a mass spectrometer or other gas analyzer (e.g., a residual gas analyzer).
- The foregoing has described the principles, preferred embodiments and modes of operation of the present invention. However, the invention should not be construed as being limited to the particular embodiments discussed. Thus, the above-described embodiments should be regarded as illustrative rather than restrictive, and it should be appreciated that variations may be made in those embodiments by workers skilled in the art without departing from the scope of the present invention as defined by the following claims.
Claims (31)
1. A method of reducing surface contamination of a semiconductor substrate comprising steps of:
mounting the substrate on a substrate support in a first processing chamber;
processing the substrate; and
heating the substrate;
wherein, as a result of processing, chemical species in the chamber are adsorbed onto the substrate surface and, wherein, during the heating step, the temperature of the substrate is increased such that adsorbed chemical species are removed from the substrate surface by thermal desorption.
2. The method of claim 1 , wherein the heating step is performed in-situ or ex-situ.
3. The method of claim 1 , wherein the heating step comprises treating the substrate with an inert plasma, convection heating, conduction heating, radiant heating or combinations thereof.
4. The method of claim 1 , wherein the heating step comprises treating the substrate with an inert plasma in-situ in the first processing chamber.
5. The method of claim 4 , further comprising a step of RF biasing the substrate during the treatment step.
6. The method of claim 1 , further comprising steps of:
transporting the substrate after the processing step to a second processing chamber; and
mounting the substrate on a second substrate support in the second processing chamber;
wherein the heating step comprises heating the substrate in the second processing chamber.
7. The method of claim 6 , wherein the heating step comprises treating the substrate with an inert plasma in the second processing chamber.
8. The method of claim 6 , wherein the second processing chamber includes a lifter mechanism adapted to lift the substrate off of the second substrate support, the method further comprising raising the lifter mechanism to an upper position to lift the substrate off of the second substrate support prior to or during the heating step.
9. The method of claim 7 , further comprising a step of RF biasing the substrate during the treatment step.
10. The method of claim 1 , wherein the heating step comprises:
transporting the substrate out of the first processing chamber using a substrate transport mechanism; and
applying thermal energy to the substrate and purging an inert gas over the surface of the substrate during the transport step.
11. The method of claim 10 , wherein the inert gas is heated and thermal energy is applied to the substrate by forced convection during the purging step.
12. The method of claim 10 , wherein the substrate transport mechanism is heated and thermal energy is applied to the substrate by conduction from the substrate transport mechanism.
13. The method of claim 10 , wherein radiant energy is applied to the substrate during the transport step.
14. The method of claim 1 , wherein the substrate includes a photoresist layer and wherein the heating step removes adsorbed chemical species from the photoresist layer.
15. The method of claim 1 , further comprising steps of:
supplying a heat transfer gas between the substrate and substrate support during the processing step; and
shutting off the supply of the heat transfer gas before the heating step;
wherein the heating step comprises treating the substrate with an inert plasma, convection heating, radiant heating or combinations thereof.
16. The method of claim 1 , wherein the processing step comprises etching or deposition.
17. The method of claim 1 , wherein the heating step comprises treating the substrate with an inert plasma and wherein a plasma sheath forms between the substrate and the plasma during the treating step and the average energy gained by ions in the plasma as they are accelerated through the plasma sheath is about 100 volts or less.
18. The method of claim 17 , wherein the average energy gained by ions in the plasma as they are accelerated through the plasma sheath during the treating step is about 50 volts or less.
19. The method of claim 1 , wherein the first processing chamber includes a lifter mechanism adapted to lift the substrate off of the substrate support, the method further comprising raising the lifter mechanism to an upper position to lift the substrate off of the substrate support prior to or during the heating step.
20. The method of claim 1 , wherein the heating step comprises treating the substrate with an inert plasma and wherein the inert plasma does not sputter the substrate surface.
21. The method of claim 1 , wherein the substrate includes a gate conductor layer disposed over a gate dielectric layer and the processing step comprises plasma etching through the gate electrode layer to expose at least a portion of the gate dielectric layer.
22. The method of claim 21 , wherein the gate conductor layer is a polysilicon layer and the gate dielectric layer is an oxide layer, the processing step comprising etching through the polysilicon layer to expose at least a portion of the gate oxide layer.
23. The method of claim 1 , wherein the heating step comprises treating the substrate with an inert plasma and wherein the treating step is carried out for 20 seconds or less.
24. The method of claim 23 , wherein the treating step is carried out for 12 seconds or less.
25. The method of claim 1 , wherein the heating step is performed until an endpoint determined by a device measuring the concentration of the desorbed species is reached.
26. The method of claim 1 , wherein the adsorbed chemical species comprise one or more halogens.
27. The method of claim 1 , wherein the heating step raises the temperature of the substrate to a temperature of from 80 to 300° C.
28. A semiconductor substrate transport mechanism comprising:
an arm;
a substrate support member having a support surface adapted to support the semiconductor substrate during transport;
one or more heaters adapted to apply thermal energy to the wafer supported on the support surface; and
a gas supply adapted to purge an inert gas over the surface of a substrate supported on the support surface.
29. The substrate transport mechanism of claim 28 , wherein the one or more heaters are resistance heaters mounted in the substrate transport mechanism.
30. The substrate transport mechanism of claim 28 , wherein the inert gas supply is adapted to purge a heated inert gas over the surface of a substrate supported on the support surface.
31. The substrate transport mechanism of claim 28 , wherein the one or more heaters are radiant heaters mounted on the substrate transport mechanism.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/295,912 US6759336B1 (en) | 2001-03-30 | 2002-11-18 | Methods for reducing contamination of semiconductor substrates |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/820,690 US6528427B2 (en) | 2001-03-30 | 2001-03-30 | Methods for reducing contamination of semiconductor substrates |
US10/295,912 US6759336B1 (en) | 2001-03-30 | 2002-11-18 | Methods for reducing contamination of semiconductor substrates |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/820,690 Division US6528427B2 (en) | 2001-03-30 | 2001-03-30 | Methods for reducing contamination of semiconductor substrates |
Publications (2)
Publication Number | Publication Date |
---|---|
US6759336B1 US6759336B1 (en) | 2004-07-06 |
US20040137741A1 true US20040137741A1 (en) | 2004-07-15 |
Family
ID=25231477
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/820,690 Expired - Lifetime US6528427B2 (en) | 2001-03-30 | 2001-03-30 | Methods for reducing contamination of semiconductor substrates |
US10/295,912 Expired - Lifetime US6759336B1 (en) | 2001-03-30 | 2002-11-18 | Methods for reducing contamination of semiconductor substrates |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/820,690 Expired - Lifetime US6528427B2 (en) | 2001-03-30 | 2001-03-30 | Methods for reducing contamination of semiconductor substrates |
Country Status (1)
Country | Link |
---|---|
US (2) | US6528427B2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040046924A1 (en) * | 2002-09-07 | 2004-03-11 | Lg. Philips Lcd Co., Ltd. | Method of fabricating liquid crystal display |
US20050105992A1 (en) * | 2003-10-21 | 2005-05-19 | Geun-Soo An | Apparatus of stocking substrates |
US20070292244A1 (en) * | 2006-06-15 | 2007-12-20 | Moore Robert B | Multi-level load lock chamber, transfer chamber, and robot suitable for interfacing with same |
US20080236614A1 (en) * | 2007-03-30 | 2008-10-02 | Hitachi High-Technologies Corporation | Plasma processing apparatus and plasma processing method |
US20100107136A1 (en) * | 2008-10-23 | 2010-04-29 | Ulf Fildebrandt | Integrated development framework for composite applications |
US20170271187A1 (en) * | 2016-03-16 | 2017-09-21 | Piotech Co., Ltd. | Load lock chamber and the cluster tool system using the same |
Families Citing this family (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10008829B4 (en) * | 2000-02-25 | 2005-06-23 | Steag Rtp Systems Gmbh | Method of removing adsorbed molecules from a chamber |
CN101038863B (en) * | 2001-02-15 | 2011-07-06 | 东京毅力科创株式会社 | Method and apparatus for processing workpiece |
US7524532B2 (en) * | 2002-04-22 | 2009-04-28 | Aixtron Ag | Process for depositing thin layers on a substrate in a process chamber of adjustable height |
JP4270434B2 (en) * | 2002-11-29 | 2009-06-03 | シャープ株式会社 | Substrate transfer device, substrate removal method, and substrate storage method |
US20040261946A1 (en) * | 2003-04-24 | 2004-12-30 | Tokyo Electron Limited | Plasma processing apparatus, focus ring, and susceptor |
US7063992B2 (en) * | 2003-08-08 | 2006-06-20 | Solid State Measurements, Inc. | Semiconductor substrate surface preparation using high temperature convection heating |
JP4003882B2 (en) * | 2003-09-26 | 2007-11-07 | シャープ株式会社 | Substrate transfer system |
JP4006004B2 (en) * | 2004-12-28 | 2007-11-14 | 株式会社東芝 | Semiconductor manufacturing apparatus and semiconductor device manufacturing method |
US7550381B2 (en) * | 2005-07-18 | 2009-06-23 | Applied Materials, Inc. | Contact clean by remote plasma and repair of silicide surface |
US7465680B2 (en) * | 2005-09-07 | 2008-12-16 | Applied Materials, Inc. | Post deposition plasma treatment to increase tensile stress of HDP-CVD SIO2 |
US7976641B1 (en) | 2005-09-30 | 2011-07-12 | Lam Research Corporation | Extending storage time of removed plasma chamber components prior to cleaning thereof |
JP4801522B2 (en) * | 2006-07-21 | 2011-10-26 | 株式会社日立ハイテクノロジーズ | Semiconductor manufacturing apparatus and plasma processing method |
US8057153B2 (en) * | 2006-09-05 | 2011-11-15 | Tokyo Electron Limited | Substrate transfer device, substrate processing apparatus and substrate transfer method |
US7655571B2 (en) * | 2006-10-26 | 2010-02-02 | Applied Materials, Inc. | Integrated method and apparatus for efficient removal of halogen residues from etched substrates |
US8083862B2 (en) * | 2007-03-09 | 2011-12-27 | Tokyo Electron Limited | Method and system for monitoring contamination on a substrate |
JP5015705B2 (en) * | 2007-09-18 | 2012-08-29 | ルネサスエレクトロニクス株式会社 | Interlayer insulating film forming method, interlayer insulating film, semiconductor device, and semiconductor manufacturing apparatus |
US20090301388A1 (en) * | 2008-06-05 | 2009-12-10 | Soraa Inc. | Capsule for high pressure processing and method of use for supercritical fluids |
US8871024B2 (en) * | 2008-06-05 | 2014-10-28 | Soraa, Inc. | High pressure apparatus and method for nitride crystal growth |
US9157167B1 (en) | 2008-06-05 | 2015-10-13 | Soraa, Inc. | High pressure apparatus and method for nitride crystal growth |
US8097081B2 (en) | 2008-06-05 | 2012-01-17 | Soraa, Inc. | High pressure apparatus and method for nitride crystal growth |
US9404197B2 (en) | 2008-07-07 | 2016-08-02 | Soraa, Inc. | Large area, low-defect gallium-containing nitride crystals, method of making, and method of use |
WO2011044554A1 (en) | 2009-10-09 | 2011-04-14 | Soraa, Inc. | Method for synthesis of high quality large area bulk gallium based crystals |
US8979999B2 (en) * | 2008-08-07 | 2015-03-17 | Soraa, Inc. | Process for large-scale ammonothermal manufacturing of gallium nitride boules |
US10036099B2 (en) | 2008-08-07 | 2018-07-31 | Slt Technologies, Inc. | Process for large-scale ammonothermal manufacturing of gallium nitride boules |
USRE47114E1 (en) | 2008-12-12 | 2018-11-06 | Slt Technologies, Inc. | Polycrystalline group III metal nitride with getter and method of making |
US8878230B2 (en) * | 2010-03-11 | 2014-11-04 | Soraa, Inc. | Semi-insulating group III metal nitride and method of manufacture |
US20100147210A1 (en) * | 2008-12-12 | 2010-06-17 | Soraa, Inc. | high pressure apparatus and method for nitride crystal growth |
US8987156B2 (en) | 2008-12-12 | 2015-03-24 | Soraa, Inc. | Polycrystalline group III metal nitride with getter and method of making |
US9543392B1 (en) | 2008-12-12 | 2017-01-10 | Soraa, Inc. | Transparent group III metal nitride and method of manufacture |
US9589792B2 (en) | 2012-11-26 | 2017-03-07 | Soraa, Inc. | High quality group-III metal nitride crystals, methods of making, and methods of use |
JP5476171B2 (en) * | 2010-03-16 | 2014-04-23 | 株式会社日立ハイテクノロジーズ | Vacuum processing equipment |
US9564320B2 (en) | 2010-06-18 | 2017-02-07 | Soraa, Inc. | Large area nitride crystal and method for making it |
US8729559B2 (en) | 2010-10-13 | 2014-05-20 | Soraa, Inc. | Method of making bulk InGaN substrates and devices thereon |
US8845816B2 (en) | 2011-03-01 | 2014-09-30 | Applied Materials, Inc. | Method extending the service interval of a gas distribution plate |
CN103403852B (en) | 2011-03-01 | 2016-06-08 | 应用材料公司 | The elimination of double; two load locks configuration and lift-off processing chamber |
US11171008B2 (en) | 2011-03-01 | 2021-11-09 | Applied Materials, Inc. | Abatement and strip process chamber in a dual load lock configuration |
US8992689B2 (en) | 2011-03-01 | 2015-03-31 | Applied Materials, Inc. | Method for removing halogen-containing residues from substrate |
CN203746815U (en) | 2011-03-01 | 2014-07-30 | 应用材料公司 | Cavity for processing substrate |
US9694158B2 (en) | 2011-10-21 | 2017-07-04 | Ahmad Mohamad Slim | Torque for incrementally advancing a catheter during right heart catheterization |
US10029955B1 (en) | 2011-10-24 | 2018-07-24 | Slt Technologies, Inc. | Capsule for high pressure, high temperature processing of materials and methods of use |
US8628999B2 (en) * | 2012-02-28 | 2014-01-14 | International Business Machines Corporation | Solar cell made in a single processing chamber |
CN104137248B (en) | 2012-02-29 | 2017-03-22 | 应用材料公司 | Decontamination and strip processing chamber in a configuration |
JP2013222963A (en) * | 2012-04-17 | 2013-10-28 | Tokyo Ohka Kogyo Co Ltd | Conveying apparatus and coating apparatus |
US10145026B2 (en) | 2012-06-04 | 2018-12-04 | Slt Technologies, Inc. | Process for large-scale ammonothermal manufacturing of semipolar gallium nitride boules |
US9275912B1 (en) | 2012-08-30 | 2016-03-01 | Soraa, Inc. | Method for quantification of extended defects in gallium-containing nitride crystals |
US9299555B1 (en) | 2012-09-28 | 2016-03-29 | Soraa, Inc. | Ultrapure mineralizers and methods for nitride crystal growth |
US9650723B1 (en) | 2013-04-11 | 2017-05-16 | Soraa, Inc. | Large area seed crystal for ammonothermal crystal growth and method of making |
US9859145B2 (en) | 2013-07-17 | 2018-01-02 | Lam Research Corporation | Cooled pin lifter paddle for semiconductor substrate processing apparatus |
WO2016130795A1 (en) * | 2015-02-12 | 2016-08-18 | Massachusetts Institute Of Technology | Methods and apparatus for variable selectivity atomic layer etching |
TWI622091B (en) | 2015-06-18 | 2018-04-21 | 思可林集團股份有限公司 | Substrate processing apparatus |
JP6505001B2 (en) * | 2015-11-18 | 2019-04-24 | 東京エレクトロン株式会社 | Wafer boat support and heat treatment apparatus using the same |
KR20180017592A (en) * | 2016-08-10 | 2018-02-21 | 삼성전자주식회사 | Thermal desorption system and method of analyzing a substrate using the same |
US10174438B2 (en) | 2017-03-30 | 2019-01-08 | Slt Technologies, Inc. | Apparatus for high pressure reaction |
CN115360093A (en) * | 2018-09-21 | 2022-11-18 | 朗姆研究公司 | Etching metal oxides and protecting chamber components |
US11466384B2 (en) | 2019-01-08 | 2022-10-11 | Slt Technologies, Inc. | Method of forming a high quality group-III metal nitride boule or wafer using a patterned substrate |
US11705322B2 (en) | 2020-02-11 | 2023-07-18 | Slt Technologies, Inc. | Group III nitride substrate, method of making, and method of use |
US11721549B2 (en) | 2020-02-11 | 2023-08-08 | Slt Technologies, Inc. | Large area group III nitride crystals and substrates, methods of making, and methods of use |
US12091771B2 (en) | 2020-02-11 | 2024-09-17 | Slt Technologies, Inc. | Large area group III nitride crystals and substrates, methods of making, and methods of use |
JP7483669B2 (en) | 2020-11-02 | 2024-05-15 | エスエルティー テクノロジーズ インコーポレイテッド | Ultra-high purity mineralizers and improved methods for nitride crystal growth. |
Citations (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4431473A (en) * | 1981-07-17 | 1984-02-14 | Tokyo Shibaura Denki Kabushiki Kaisha | RIE Apparatus utilizing a shielded magnetron to enhance etching |
US4790258A (en) * | 1987-04-03 | 1988-12-13 | Tegal Corporation | Magnetically coupled wafer lift pins |
US4842683A (en) * | 1986-12-19 | 1989-06-27 | Applied Materials, Inc. | Magnetic field-enhanced plasma etch reactor |
US4863561A (en) * | 1986-12-09 | 1989-09-05 | Texas Instruments Incorporated | Method and apparatus for cleaning integrated circuit wafers |
US4870030A (en) * | 1987-09-24 | 1989-09-26 | Research Triangle Institute, Inc. | Remote plasma enhanced CVD method for growing an epitaxial semiconductor layer |
US4906328A (en) * | 1987-07-16 | 1990-03-06 | Texas Instruments Incorporated | Method for wafer treating |
US4940505A (en) * | 1988-12-02 | 1990-07-10 | Eaton Corporation | Method for growing single crystalline silicon with intermediate bonding agent and combined thermal and photolytic activation |
US5018479A (en) * | 1987-09-24 | 1991-05-28 | Reserach Triangle Institute, Inc. | Remote plasma enhanced CVD method and apparatus for growing an epitaxial semconductor layer |
US5106764A (en) * | 1989-04-10 | 1992-04-21 | At&T Bell Laboratories | Device fabrication |
US5180435A (en) * | 1987-09-24 | 1993-01-19 | Research Triangle Institute, Inc. | Remote plasma enhanced CVD method and apparatus for growing an epitaxial semiconductor layer |
US5215619A (en) * | 1986-12-19 | 1993-06-01 | Applied Materials, Inc. | Magnetic field-enhanced plasma etch reactor |
US5300187A (en) * | 1992-09-03 | 1994-04-05 | Motorola, Inc. | Method of removing contaminants |
US5314538A (en) * | 1991-04-22 | 1994-05-24 | Semiconductor Process Laboratory | Apparatus for manufacturing semiconductor device and method for manufacturing semiconductor device |
US5328555A (en) * | 1992-11-24 | 1994-07-12 | Applied Materials, Inc. | Reducing particulate contamination during semiconductor device processing |
US5332444A (en) * | 1992-11-25 | 1994-07-26 | Air Products And Chemicals, Inc. | Gas phase cleaning agents for removing metal containing contaminants from integrated circuit assemblies and a process for using the same |
US5350480A (en) * | 1993-07-23 | 1994-09-27 | Aspect International, Inc. | Surface cleaning and conditioning using hot neutral gas beam array |
US5403434A (en) * | 1994-01-06 | 1995-04-04 | Texas Instruments Incorporated | Low-temperature in-situ dry cleaning process for semiconductor wafer |
US5622400A (en) * | 1995-06-07 | 1997-04-22 | Karl Suss America, Inc. | Apparatus and method for handling semiconductor wafers |
US5716495A (en) * | 1994-06-14 | 1998-02-10 | Fsi International | Cleaning method |
US5821175A (en) * | 1988-07-08 | 1998-10-13 | Cauldron Limited Partnership | Removal of surface contaminants by irradiation using various methods to achieve desired inert gas flow over treated surface |
US5950071A (en) * | 1995-11-17 | 1999-09-07 | Lightforce Technology, Inc. | Detachment and removal of microscopic surface contaminants using a pulsed detach light |
US5963833A (en) * | 1996-07-03 | 1999-10-05 | Micron Technology, Inc. | Method for cleaning semiconductor wafers and |
US5966586A (en) * | 1997-09-26 | 1999-10-12 | Lam Research Corporation | Endpoint detection methods in plasma etch processes and apparatus therefor |
US6124211A (en) * | 1994-06-14 | 2000-09-26 | Fsi International, Inc. | Cleaning method |
US6140247A (en) * | 1995-03-10 | 2000-10-31 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method |
US6187682B1 (en) * | 1998-05-26 | 2001-02-13 | Motorola Inc. | Inert plasma gas surface cleaning process performed insitu with physical vapor deposition (PVD) of a layer of material |
US6189483B1 (en) * | 1997-05-29 | 2001-02-20 | Applied Materials, Inc. | Process kit |
US6273104B1 (en) * | 1995-05-18 | 2001-08-14 | Dainippon Screen Mfg. Co., Ltd. | Method of and apparatus for processing substrate |
US6368776B1 (en) * | 1998-03-18 | 2002-04-09 | Tokyo Electron Limited | Treatment apparatus and treatment method |
US20020063119A1 (en) * | 2000-11-27 | 2002-05-30 | Tokyo Electron Limited | Heat treatment apparatus and method |
US20020134512A1 (en) * | 2001-03-22 | 2002-09-26 | Dainippon Screen Mfg. Co., Ltd. | Substrate processing apparatus and substrate processing method |
-
2001
- 2001-03-30 US US09/820,690 patent/US6528427B2/en not_active Expired - Lifetime
-
2002
- 2002-11-18 US US10/295,912 patent/US6759336B1/en not_active Expired - Lifetime
Patent Citations (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4431473A (en) * | 1981-07-17 | 1984-02-14 | Tokyo Shibaura Denki Kabushiki Kaisha | RIE Apparatus utilizing a shielded magnetron to enhance etching |
US4863561A (en) * | 1986-12-09 | 1989-09-05 | Texas Instruments Incorporated | Method and apparatus for cleaning integrated circuit wafers |
US4842683A (en) * | 1986-12-19 | 1989-06-27 | Applied Materials, Inc. | Magnetic field-enhanced plasma etch reactor |
US5215619A (en) * | 1986-12-19 | 1993-06-01 | Applied Materials, Inc. | Magnetic field-enhanced plasma etch reactor |
US4790258A (en) * | 1987-04-03 | 1988-12-13 | Tegal Corporation | Magnetically coupled wafer lift pins |
US4906328A (en) * | 1987-07-16 | 1990-03-06 | Texas Instruments Incorporated | Method for wafer treating |
US4870030A (en) * | 1987-09-24 | 1989-09-26 | Research Triangle Institute, Inc. | Remote plasma enhanced CVD method for growing an epitaxial semiconductor layer |
US5018479A (en) * | 1987-09-24 | 1991-05-28 | Reserach Triangle Institute, Inc. | Remote plasma enhanced CVD method and apparatus for growing an epitaxial semconductor layer |
US5180435A (en) * | 1987-09-24 | 1993-01-19 | Research Triangle Institute, Inc. | Remote plasma enhanced CVD method and apparatus for growing an epitaxial semiconductor layer |
US5821175A (en) * | 1988-07-08 | 1998-10-13 | Cauldron Limited Partnership | Removal of surface contaminants by irradiation using various methods to achieve desired inert gas flow over treated surface |
US4940505A (en) * | 1988-12-02 | 1990-07-10 | Eaton Corporation | Method for growing single crystalline silicon with intermediate bonding agent and combined thermal and photolytic activation |
US5106764A (en) * | 1989-04-10 | 1992-04-21 | At&T Bell Laboratories | Device fabrication |
US5314538A (en) * | 1991-04-22 | 1994-05-24 | Semiconductor Process Laboratory | Apparatus for manufacturing semiconductor device and method for manufacturing semiconductor device |
US5300187A (en) * | 1992-09-03 | 1994-04-05 | Motorola, Inc. | Method of removing contaminants |
US5328555A (en) * | 1992-11-24 | 1994-07-12 | Applied Materials, Inc. | Reducing particulate contamination during semiconductor device processing |
US5332444A (en) * | 1992-11-25 | 1994-07-26 | Air Products And Chemicals, Inc. | Gas phase cleaning agents for removing metal containing contaminants from integrated circuit assemblies and a process for using the same |
US5350480A (en) * | 1993-07-23 | 1994-09-27 | Aspect International, Inc. | Surface cleaning and conditioning using hot neutral gas beam array |
US5403434A (en) * | 1994-01-06 | 1995-04-04 | Texas Instruments Incorporated | Low-temperature in-situ dry cleaning process for semiconductor wafer |
US6124211A (en) * | 1994-06-14 | 2000-09-26 | Fsi International, Inc. | Cleaning method |
US5716495A (en) * | 1994-06-14 | 1998-02-10 | Fsi International | Cleaning method |
US6140247A (en) * | 1995-03-10 | 2000-10-31 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method |
US6273104B1 (en) * | 1995-05-18 | 2001-08-14 | Dainippon Screen Mfg. Co., Ltd. | Method of and apparatus for processing substrate |
US5622400A (en) * | 1995-06-07 | 1997-04-22 | Karl Suss America, Inc. | Apparatus and method for handling semiconductor wafers |
US5950071A (en) * | 1995-11-17 | 1999-09-07 | Lightforce Technology, Inc. | Detachment and removal of microscopic surface contaminants using a pulsed detach light |
US5963833A (en) * | 1996-07-03 | 1999-10-05 | Micron Technology, Inc. | Method for cleaning semiconductor wafers and |
US5994240A (en) * | 1996-07-03 | 1999-11-30 | Micron Technology, Inc. | Method for cleaning semiconductor wafers |
US6189483B1 (en) * | 1997-05-29 | 2001-02-20 | Applied Materials, Inc. | Process kit |
US5966586A (en) * | 1997-09-26 | 1999-10-12 | Lam Research Corporation | Endpoint detection methods in plasma etch processes and apparatus therefor |
US6368776B1 (en) * | 1998-03-18 | 2002-04-09 | Tokyo Electron Limited | Treatment apparatus and treatment method |
US6187682B1 (en) * | 1998-05-26 | 2001-02-13 | Motorola Inc. | Inert plasma gas surface cleaning process performed insitu with physical vapor deposition (PVD) of a layer of material |
US20020063119A1 (en) * | 2000-11-27 | 2002-05-30 | Tokyo Electron Limited | Heat treatment apparatus and method |
US20020134512A1 (en) * | 2001-03-22 | 2002-09-26 | Dainippon Screen Mfg. Co., Ltd. | Substrate processing apparatus and substrate processing method |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040046924A1 (en) * | 2002-09-07 | 2004-03-11 | Lg. Philips Lcd Co., Ltd. | Method of fabricating liquid crystal display |
US6890856B2 (en) * | 2002-09-07 | 2005-05-10 | Lg. Philips Lcd Co., Ltd. | Method for eliminating process byproduct during fabrication of liquid crystal display |
US20050105992A1 (en) * | 2003-10-21 | 2005-05-19 | Geun-Soo An | Apparatus of stocking substrates |
WO2007146643A3 (en) * | 2006-06-15 | 2008-10-23 | Applied Materials Inc | Multi-level load lock chamber, transfer chamber, and robot suitable for interfacing with same |
WO2007146643A2 (en) * | 2006-06-15 | 2007-12-21 | Applied Materials, Inc. | Multi-level load lock chamber, transfer chamber, and robot suitable for interfacing with same |
US20070292244A1 (en) * | 2006-06-15 | 2007-12-20 | Moore Robert B | Multi-level load lock chamber, transfer chamber, and robot suitable for interfacing with same |
US20090092466A1 (en) * | 2006-06-15 | 2009-04-09 | Applied Materials, Inc. | Multi-level load lock chamber, transfer chamber, and robot suitable for interfacing with same |
US7695232B2 (en) | 2006-06-15 | 2010-04-13 | Applied Materials, Inc. | Multi-level load lock chamber, transfer chamber, and robot suitable for interfacing with same |
US7997851B2 (en) | 2006-06-15 | 2011-08-16 | Applied Materials, Inc. | Apparatus and method for a multi-level load lock chamber, transfer chamber, and robot suitable for interfacing with same |
TWI455225B (en) * | 2006-06-15 | 2014-10-01 | Applied Materials Inc | Multi-level load lock chamber, transfer chamber, and robot suitable for interfacing with same |
US20080236614A1 (en) * | 2007-03-30 | 2008-10-02 | Hitachi High-Technologies Corporation | Plasma processing apparatus and plasma processing method |
US20100107136A1 (en) * | 2008-10-23 | 2010-04-29 | Ulf Fildebrandt | Integrated development framework for composite applications |
US20170271187A1 (en) * | 2016-03-16 | 2017-09-21 | Piotech Co., Ltd. | Load lock chamber and the cluster tool system using the same |
US10497591B2 (en) * | 2016-03-16 | 2019-12-03 | Piotech Co., Ltd. | Load lock chamber and the cluster tool system using the same |
Also Published As
Publication number | Publication date |
---|---|
US20020139388A1 (en) | 2002-10-03 |
US6759336B1 (en) | 2004-07-06 |
US6528427B2 (en) | 2003-03-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6528427B2 (en) | Methods for reducing contamination of semiconductor substrates | |
US5885361A (en) | Cleaning of hydrogen plasma down-stream apparatus | |
US7464717B2 (en) | Method for cleaning a CVD chamber | |
US7662723B2 (en) | Methods and apparatus for in-situ substrate processing | |
TWI553717B (en) | A focusing ring and a substrate processing device provided with the focusing ring | |
US8419859B2 (en) | Method of cleaning plasma-treating apparatus, plasma-treating apparatus where the cleaning method is practiced, and memory medium memorizing program executing the cleaning method | |
JP5536041B2 (en) | Method for detecting arcing phenomenon during wafer plasma processing by monitoring trace gas concentration, and plasma processing apparatus | |
JP5320171B2 (en) | Substrate processing equipment | |
US20020036066A1 (en) | Method and apparatus for processing substrates | |
US20070051471A1 (en) | Methods and apparatus for stripping | |
US6767698B2 (en) | High speed stripping for damaged photoresist | |
JPH113878A (en) | Method and device for controlling surface condition of ceramic substrate | |
JPH0547712A (en) | Plasma processing method and apparatus therefor | |
TWI750669B (en) | Plasma processing device and atmosphere opening method | |
US5447613A (en) | Preventing of via poisoning by glow discharge induced desorption | |
JP2921499B2 (en) | Plasma processing equipment | |
US20230335409A1 (en) | Substrate processing method and substrate processing apparatus | |
JP4558431B2 (en) | Cleaning method for semiconductor manufacturing equipment | |
JPH07106314A (en) | Plasma treatment equipment | |
JP4381694B2 (en) | Sample surface treatment method | |
JP2000150487A (en) | Plasma treatment method | |
JP3432722B2 (en) | Plasma film forming method and plasma processing apparatus | |
JP5335421B2 (en) | Vacuum processing equipment | |
JPH05136092A (en) | Plasma device and dry etching method using same | |
JP3055229B2 (en) | Insulating film forming method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |