US20040124878A1 - Switchable voltage clamp circuit - Google Patents
Switchable voltage clamp circuit Download PDFInfo
- Publication number
- US20040124878A1 US20040124878A1 US10/330,558 US33055802A US2004124878A1 US 20040124878 A1 US20040124878 A1 US 20040124878A1 US 33055802 A US33055802 A US 33055802A US 2004124878 A1 US2004124878 A1 US 2004124878A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- source
- switch
- gate
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/04—Modifications for accelerating switching
- H03K17/042—Modifications for accelerating switching by feedback from the output circuit to the control circuit
- H03K17/04206—Modifications for accelerating switching by feedback from the output circuit to the control circuit in field-effect transistor switches
Definitions
- the present invention relates to electronics and in some embodiments a voltage clamp circuit.
- miniaturized electronics are sensitive to temperature. When a miniature electronic device operates, some heat is generated. If heat generated in a miniature electronic device is too high, then the miniature electronic device may not operate properly. In some circumstances, a miniature electronic device may actually break due to excessive heat.
- an amount of power that the electronic device consumes may be a limitation. For instance, in a laptop computer, power may be supplied to an electronic device (e.g. a processor) through a battery. A laptop battery may have a limited amount of power storage capacity. Accordingly, the less energy that electronics of a laptop consume, the longer the laptop can operate on a battery. Accordingly, there has been a long felt need to minimize heat dissipated in electronics and/or to minimize power consumed by electronics.
- FIG. 1 is an exemplary illustration of components included in a computer system.
- FIG. 2 is an exemplary illustration of a voltage clamping circuit.
- FIGS. 3A, 3B, 3 C, and 3 D are exemplary timing diagrams of a voltage clamping circuit.
- FIG. 4 is an exemplary illustration of a current source of a voltage clamping circuit.
- FIG. 5 is an exemplary illustration of a switch and a feedback element.
- Electrical hardware may include many electrical devices.
- a computer may include millions of electrical devices (e.g. transistors, resistors, and capacitors). These electrical devices must work together in order for hardware to operate correctly. Accordingly, electrical devices may be electrically coupled together. This coupling may be either direct coupling (e.g. direct electrical connection) or indirect coupling (e.g. electrical communication through a series of components).
- FIG. 1 is an exemplary global illustration of a computer.
- the computer may include a processor 4 , which acts as a brain of the computer.
- Processor 4 may be formed on a die.
- Processor 4 may include an Arithmetic Logic Unit (ALU) 8 and may be included on the same die as processor 4 .
- ALU 8 may be able to perform continuous calculations in order for processor 4 to operate.
- Processor 4 may include cache memory 6 which may be for temporarily storing information.
- Cache memory 6 may be included on the same die as processor 4 . The information stored in cache memory 6 may be readily available to ALU 8 for performing calculations.
- a computer may also include an external cache memory 2 to supplement internal cache memory 6 .
- Power supply 7 may be provided to supply energy to processor 4 and other components of a computer.
- a computer may include a chip set 12 coupled to processor 4 .
- Chip set 12 may intermediately couple processor 4 to other components of the computer (e.g. graphical interface 10 , Random Access Memory (RAM) 14 , and/or a network interface 16 ).
- graphical interface 10 graphical interface 10
- RAM Random Access Memory
- network interface 16 One exemplary purpose of chip set 12 is to manage communication between processor 4 and these other components.
- graphical interface 10 , RAM 14 , and/or network interface 16 may be coupled to chip set 12 .
- memory e.g. cache 6 or cache 2
- memory may operate at a voltage level which is different than an operating voltage level of processor 4 . It may be desirable, in embodiments for hardware components to operate at a lower voltage level than processor 4 to reduce leakage current and/or minimize power loss.
- ALU 8 and cache 6 may be part of processor 4 .
- ALU 8 and cache 6 may operate at the same voltage level (e.g. 1 volt). Since ALU 8 and cache 6 may be formed on the same die, ALU 8 and cache 6 may have similar semiconductor components. Accordingly, the same voltage level may be appropriate for operating both ALU 8 and cache 6 . However, ALU 8 and cache 6 may be structurally different.
- cache 6 may actually operate more optimally at a voltage that is less than the operating voltage of ALU 8 .
- ALU 8 and cache 6 are operated at the same voltage level, there may be unnecessary leakage current produced at cache 6 .
- This leakage current may be disadvantageous as it increases the temperature of processor 4 .
- This possible unnecessary increase in temperature may conflict with the ability of ALU 8 to operate at an optimal speed or capacity.
- unnecessary leakage current may produce an undesirable contribution to a temperature budget of processor 4 .
- unnecessary leakage current may cause increase in power loss to cache 6 .
- Such power loss, due to leakage current may be undesirable as a computer system comprising cache 6 may require more power to operate.
- Cache 6 or cache 2 may hold data, so it can be utilized by ALU 8 .
- RAM 14 may also hold data that can be easily accessed by processor 4 .
- cache 2 , cache 6 , and/or RAM 14 hold data that is readily accessible, these memories consume power from a power supply (e.g. power supply 7 ).
- a power supply e.g. power supply 7
- the data in cache 2 , cache 6 , and/or RAM 14 may need to be maintained but readily accessible. Accordingly, a voltage level supplied to cache 2 , cache 6 , and/or RAM 14 may be reduced (thereby reducing leakage current and power consumption) to a level low enough to maintain the data stored in these memories.
- the voltage may be lowered significantly, such that data in these memories is maintained but leakage current is minimized. It may be desirable when a computer or processor exits an inactive state and enters an active state that data in memory become readily accessible in a short amount of time. In other words, it may be desirable for a supply voltage to cache 2 , cache 6 , and/or RAM 14 to be quickly and accurately increased to a higher operating level when these memories enter into an active state.
- a voltage level is reduced in a memory (e.g. cache 2 , cache 6 , and/or RAM 14 ) that voltage supplied to the memory be maintained at a consistent level.
- a mechanism that varies a voltage level in a memory adequately sink current during power fluctuations.
- FIG. 2 illustrates embodiments of the present invention. Components of FIG. 2 are provided to vary a voltage level supplied to a peripheral device 22 .
- Peripheral device 22 may be any electrical component.
- peripheral device 22 is a cache memory or a random access memory.
- Voltage source 20 may be coupled to positive terminal 21 of peripheral device 22 at node C.
- Transistor 17 may be connected between ground 18 and negative terminal 23 of peripheral device 22 at node B.
- Current source 11 may be connected between voltage source 20 at node C and a gate of transistor 17 at node A.
- Feedback network 19 may include switch 13 and/or feedback element 15 . Feedback network 19 may be connected between a gate of transistor 17 at node A and a source or drain of transistor 17 at node B.
- Feedback element 15 may include at least one device.
- switch 13 When switch 13 is in an ON state, current flows to both the gate of transistor 17 and to node B. Current supplied to node B may be either supplied to peripheral device 22 or go through transistor 17 to ground 18 .
- switch 13 When switch 13 is in an ON state, the voltage level at node A (V low ) is decreased. A voltage drop from voltage source 20 to ground may be divided between current source 11 , switch 13 , feedback element 15 , and/or transistor 17 . Accordingly, when the voltage level at node A decreases, the voltage applied to the gate of transistor 17 is reduced.
- transistor 17 changes from a highly conductive state to a less conductive state. Accordingly, a voltage drop may exist between the source and the drain of transistor 17 when switch 13 is in an ON state. Potential between node B and ground may be increased to a clamping voltage (V clamp ). In other words, when switch 13 is in an ON state, a voltage drop across feedback element 15 may serve as feedback to the gate of transistor 17 , putting transistor 17 in a moderately conducting state. A moderately conducting state may produce a voltage drop across transistor 17 .
- V clamp clamping voltage
- a voltage drop between positive terminal 21 and negative terminal 23 of peripheral device 22 is reduced. Accordingly, a lower voltage supply is provided to peripheral device 22 . Further, the lower voltage supply may be consistently maintained, regardless of power consumed by peripheral device 22 .
- FIG. 3A illustrates switch 13 in both an ON state and an OFF state.
- FIG. 3C illustrates a timing diagram of the voltage at node B when switch 13 is in either an ON state or an OFF state. For instance, when switch 13 is OFF, node B is substantially grounded at 0 volts. When node B is grounded, a voltage swing between positive terminal 21 and negative terminal 23 of peripheral device 22 is substantially the voltage level supplied by voltage source 20 . However, when switch 13 is ON, the voltage level at node B is at a clamping voltage (V clamp ). Accordingly, when node B is at a clamping voltage, the voltage between positive terminal 21 and negative terminal 23 of peripheral device 22 is reduced.
- V clamp clamping voltage
- FIG. 3B illustrates the relationship between a state of switch 13 and the voltage at node A.
- node A When switch 13 is in an OFF state, node A is at a relatively high voltage (V High ).
- V High When switch 13 is in an OFF state, node A may be substantially at the voltage level of voltage source 20 . Accordingly, a relatively high voltage may be supplied to the gate of transistor 17 , making transistor 17 highly conductive.
- a highly conductive state essentially grounds node B so that a voltage difference between positive terminal 21 and negative terminal 23 of peripheral device 22 is substantially the voltage difference between voltage source 20 and ground 18 .
- switch 13 When switch 13 is in an ON state, the voltage level at node A is lowered to (V low ).
- a voltage level from power source 20 may be shared between current source 11 , switch 13 , feedback element 15 , and/or transistor 17 . Since node A is connected to the gate of transistor 17 , when the voltage at node A is reduced, transistor 17 is in a less conductive state and a voltage potential is formed between the source and the drain of transistor 17 . A voltage level at transistor 17 increases the voltage level at node B and thereby reduces the voltage potential between positive terminal 21 and negative terminal 23 of peripheral device 22 .
- switch 13 When switch 13 is ON, feedback is provided through the gate of transistor 17 . Alternatively, when switch 13 is OFF, feedback is provided to the gate of transistor 17 and may cause transistor 17 to be in a highly conductive state. Accordingly, by turning on and off switch 13 , the voltage between positive terminal 21 and negative terminal 23 of peripheral device 22 can be raised and lowered very quickly. In embodiments, the voltage level between positive terminal 21 and negative terminal 23 of peripheral device 22 may be permanently lowered. In these embodiments, switch 13 may be permanently in an ON state. Alternatively, instead of switch 13 being permanently in an ON state, switch 13 may be eliminated by connecting feedback element 15 between nodes A and B.
- FIG. 3D illustrates the current level from current source 11 in relation to switch 13 being turned on and off
- current from current source 11 may only flow to the gate of transistor 17 . Accordingly, as there may be virtually no current flowing between the gate of transistor 17 and ground 18 , current i may be minimized at a low current (i low ).
- current i may flow through switch 13 , through feedback element 15 , and between the source and the drain of transistor 17 . Accordingly, when switch 13 is in an ON state, the current through current source 11 is increased to a higher state (i High ).
- FIG. 4 illustrates embodiments of the present invention, wherein current source 11 comprises transistor 28 .
- a source or drain of transistor 28 is connected to node A.
- An inverted gate input of transistor 28 is grounded to ground 18 . Accordingly, transistor 28 is always in a highly conductive state.
- transistor 24 and/or transistor 26 may be connected to transistor 28 to supplement transistor 28 as a current source.
- Transistor 24 and/or transistor 26 may have inverted inputs at their gates.
- transistor 24 and/or transistor 26 may receive control signals V 1 and/or V 2 to adjust an amount of current supplied to node A.
- input V 1 and input V 2 may be provided to improve the performance of transistor 28 as a current source.
- input V 1 and input V 2 may be provided to tailor a clamped voltage at node B.
- FIG. 5 is an exemplary illustration of embodiments of switch 13 and/or feedback element 15 .
- switch 13 may comprise transistor 30 .
- Transistor 30 may receive a signal (V switch ) at the gate of transistor 30 . Accordingly, when the signal of V switch is a high voltage level, transistor 30 may be in a conducting state between the source and the drain. Likewise, when the signal of V switch is a low voltage level (e.g. 0V) at the gate of transistor 30 , transistor 30 may be in a non-conducting state between the source and the drain. When transistor 30 is in a non-conducting state, transistor 30 may be in an OFF state. When transistor 30 is in a conducting state, transistor 30 may be in an ON state.
- feedback element 15 may comprise transistor 32 .
- Transistor 32 may receive a signal at its gate (V ref ) to tailor a voltage drop across the source and the drain of transistor 32 .
- a voltage drop across transistor 32 may be in accordance with signal V ref and current flowing between the source and the drain of transistor 32 . If there is a voltage drop across transistor 32 , transistor 32 may operate as a variable resistor. The amount of the voltage drop provides feedback to transistor 17 .
- control signal V ref will be tailored according to voltage signals V 1 and V 2 to transistors 24 and 26 , respectively. Accordingly, a voltage drop across transistor 32 may be coordinated according to an anticipated amount of current flowing between node A and node B.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to electronics and in some embodiments a voltage clamp circuit.
- 2. Background of the Related Art
- As electronic devices get smaller and faster, limitations or complications become an issue. For example, miniaturized electronics are sensitive to temperature. When a miniature electronic device operates, some heat is generated. If heat generated in a miniature electronic device is too high, then the miniature electronic device may not operate properly. In some circumstances, a miniature electronic device may actually break due to excessive heat. Additionally, as miniaturized electronic devices are implemented in mobile devices, an amount of power that the electronic device consumes may be a limitation. For instance, in a laptop computer, power may be supplied to an electronic device (e.g. a processor) through a battery. A laptop battery may have a limited amount of power storage capacity. Accordingly, the less energy that electronics of a laptop consume, the longer the laptop can operate on a battery. Accordingly, there has been a long felt need to minimize heat dissipated in electronics and/or to minimize power consumed by electronics.
- FIG. 1 is an exemplary illustration of components included in a computer system.
- FIG. 2 is an exemplary illustration of a voltage clamping circuit.
- FIGS. 3A, 3B,3C, and 3D are exemplary timing diagrams of a voltage clamping circuit.
- FIG. 4 is an exemplary illustration of a current source of a voltage clamping circuit.
- FIG. 5 is an exemplary illustration of a switch and a feedback element.
- Electrical hardware (e.g. a computer) may include many electrical devices. In fact, a computer may include millions of electrical devices (e.g. transistors, resistors, and capacitors). These electrical devices must work together in order for hardware to operate correctly. Accordingly, electrical devices may be electrically coupled together. This coupling may be either direct coupling (e.g. direct electrical connection) or indirect coupling (e.g. electrical communication through a series of components).
- FIG. 1 is an exemplary global illustration of a computer. The computer may include a
processor 4, which acts as a brain of the computer.Processor 4 may be formed on a die.Processor 4 may include an Arithmetic Logic Unit (ALU) 8 and may be included on the same die asprocessor 4. ALU 8 may be able to perform continuous calculations in order forprocessor 4 to operate.Processor 4 may includecache memory 6 which may be for temporarily storing information.Cache memory 6 may be included on the same die asprocessor 4. The information stored incache memory 6 may be readily available to ALU 8 for performing calculations. A computer may also include anexternal cache memory 2 to supplementinternal cache memory 6.Power supply 7 may be provided to supply energy toprocessor 4 and other components of a computer. A computer may include achip set 12 coupled toprocessor 4.Chip set 12 may intermediatelycouple processor 4 to other components of the computer (e.g.graphical interface 10, Random Access Memory (RAM) 14, and/or a network interface 16). One exemplary purpose ofchip set 12 is to manage communication betweenprocessor 4 and these other components. For example,graphical interface 10,RAM 14, and/ornetwork interface 16 may be coupled tochip set 12. - In embodiments of the present invention, memory (
e.g. cache 6 or cache 2) may operate at a voltage level which is different than an operating voltage level ofprocessor 4. It may be desirable, in embodiments for hardware components to operate at a lower voltage level thanprocessor 4 to reduce leakage current and/or minimize power loss. ALU 8 andcache 6 may be part ofprocessor 4. ALU 8 andcache 6 may operate at the same voltage level (e.g. 1 volt). Since ALU 8 andcache 6 may be formed on the same die, ALU 8 andcache 6 may have similar semiconductor components. Accordingly, the same voltage level may be appropriate for operating bothALU 8 andcache 6. However, ALU 8 andcache 6 may be structurally different. In fact,cache 6 may actually operate more optimally at a voltage that is less than the operating voltage ofALU 8. For instance, ifALU 8 andcache 6 are operated at the same voltage level, there may be unnecessary leakage current produced atcache 6. This leakage current may be disadvantageous as it increases the temperature ofprocessor 4. This possible unnecessary increase in temperature may conflict with the ability ofALU 8 to operate at an optimal speed or capacity. In other words, unnecessary leakage current may produce an undesirable contribution to a temperature budget ofprocessor 4. Additionally, unnecessary leakage current may cause increase in power loss to cache 6. Such power loss, due to leakage current, may be undesirable as a computersystem comprising cache 6 may require more power to operate. -
Cache 6 orcache 2 may hold data, so it can be utilized by ALU 8. Similarly,RAM 14 may also hold data that can be easily accessed byprocessor 4. Ascache 2,cache 6, and/orRAM 14 hold data that is readily accessible, these memories consume power from a power supply (e.g. power supply 7). However, when a computer or processor goes into an inactive state (e.g. a sleep mode), the data incache 2,cache 6, and/orRAM 14 may need to be maintained but readily accessible. Accordingly, a voltage level supplied tocache 2,cache 6, and/orRAM 14 may be reduced (thereby reducing leakage current and power consumption) to a level low enough to maintain the data stored in these memories. Further, the voltage may be lowered significantly, such that data in these memories is maintained but leakage current is minimized. It may be desirable when a computer or processor exits an inactive state and enters an active state that data in memory become readily accessible in a short amount of time. In other words, it may be desirable for a supply voltage to cache 2,cache 6, and/orRAM 14 to be quickly and accurately increased to a higher operating level when these memories enter into an active state. - It may be desirable that when a voltage level is reduced in a memory (
e.g. cache 2,cache 6, and/or RAM 14) that voltage supplied to the memory be maintained at a consistent level. In other words, it is important that a mechanism that varies a voltage level in a memory adequately sink current during power fluctuations. One of ordinary skill in the art would appreciate that the demands on memories discussed above also exist in other circuit arrangements. Accordingly, embodiments of the present invention may be readily applied to other devices that are not memory devices. - FIG. 2 illustrates embodiments of the present invention. Components of FIG. 2 are provided to vary a voltage level supplied to a
peripheral device 22.Peripheral device 22 may be any electrical component. In embodiments,peripheral device 22 is a cache memory or a random access memory.Voltage source 20 may be coupled topositive terminal 21 ofperipheral device 22 atnode C. Transistor 17 may be connected betweenground 18 andnegative terminal 23 ofperipheral device 22 at nodeB. Current source 11 may be connected betweenvoltage source 20 at node C and a gate oftransistor 17 at nodeA. Feedback network 19 may includeswitch 13 and/orfeedback element 15.Feedback network 19 may be connected between a gate oftransistor 17 at node A and a source or drain oftransistor 17 at nodeB. Feedback element 15 may include at least one device. - Operation of the exemplary embodiments illustrated in FIG. 2 will be described in conjunction with the timing diagrams illustrated in FIGS. 3A, 3B,3C, and 3D. When
switch 13 is in an OFF state, substantially all of the voltage fromvoltage source 20 is applied to the gate oftransistor 17. Accordingly,transistor 17 is highly conductive between the source and the drain. Whentransistor 17 is highly conductive, node B has a voltage level that is substantially the same as ground 18 (e.g. 0V). Accordingly, a voltage swing acrosspositive terminal 21 andnegative terminal 23 ofperipheral device 22 may be substantially the voltage difference betweenvoltage source 20 andground 18. - As illustrated in FIGS. 3A, 3B,3C, and 3D, when
switch 13 is in an OFF state, the voltage at node A is Vhigh and the voltage at node B is substantially 0. Additionally, the current atcurrent source 11 is at a low level (ilow). - When
switch 13 is in an ON state, current flows to both the gate oftransistor 17 and to node B. Current supplied to node B may be either supplied toperipheral device 22 or go throughtransistor 17 toground 18. Whenswitch 13 is in an ON state, the voltage level at node A (Vlow) is decreased. A voltage drop fromvoltage source 20 to ground may be divided betweencurrent source 11,switch 13,feedback element 15, and/ortransistor 17. Accordingly, when the voltage level at node A decreases, the voltage applied to the gate oftransistor 17 is reduced. - Accordingly, the operation of
transistor 17 changes from a highly conductive state to a less conductive state. Accordingly, a voltage drop may exist between the source and the drain oftransistor 17 whenswitch 13 is in an ON state. Potential between node B and ground may be increased to a clamping voltage (Vclamp). In other words, whenswitch 13 is in an ON state, a voltage drop acrossfeedback element 15 may serve as feedback to the gate oftransistor 17, puttingtransistor 17 in a moderately conducting state. A moderately conducting state may produce a voltage drop acrosstransistor 17. By increasing the potential at node B from essentially zero to a clamping voltage (Vclamp), a voltage drop between positive terminal 21 andnegative terminal 23 ofperipheral device 22 is reduced. Accordingly, a lower voltage supply is provided toperipheral device 22. Further, the lower voltage supply may be consistently maintained, regardless of power consumed byperipheral device 22. - FIG. 3A illustrates
switch 13 in both an ON state and an OFF state. FIG. 3C illustrates a timing diagram of the voltage at node B whenswitch 13 is in either an ON state or an OFF state. For instance, whenswitch 13 is OFF, node B is substantially grounded at 0 volts. When node B is grounded, a voltage swing between positive terminal 21 andnegative terminal 23 ofperipheral device 22 is substantially the voltage level supplied byvoltage source 20. However, whenswitch 13 is ON, the voltage level at node B is at a clamping voltage (Vclamp). Accordingly, when node B is at a clamping voltage, the voltage between positive terminal 21 andnegative terminal 23 ofperipheral device 22 is reduced. - FIG. 3B illustrates the relationship between a state of
switch 13 and the voltage at node A. Whenswitch 13 is in an OFF state, node A is at a relatively high voltage (VHigh). Whenswitch 13 is in an OFF state, node A may be substantially at the voltage level ofvoltage source 20. Accordingly, a relatively high voltage may be supplied to the gate oftransistor 17, makingtransistor 17 highly conductive. A highly conductive state essentially grounds node B so that a voltage difference between positive terminal 21 andnegative terminal 23 ofperipheral device 22 is substantially the voltage difference betweenvoltage source 20 andground 18. Whenswitch 13 is in an ON state, the voltage level at node A is lowered to (Vlow). Whenswitch 13 is in an ON state, a voltage level frompower source 20 may be shared betweencurrent source 11,switch 13,feedback element 15, and/ortransistor 17. Since node A is connected to the gate oftransistor 17, when the voltage at node A is reduced,transistor 17 is in a less conductive state and a voltage potential is formed between the source and the drain oftransistor 17. A voltage level attransistor 17 increases the voltage level at node B and thereby reduces the voltage potential between positive terminal 21 andnegative terminal 23 ofperipheral device 22. - When
switch 13 is ON, feedback is provided through the gate oftransistor 17. Alternatively, whenswitch 13 is OFF, feedback is provided to the gate oftransistor 17 and may causetransistor 17 to be in a highly conductive state. Accordingly, by turning on and offswitch 13, the voltage between positive terminal 21 andnegative terminal 23 ofperipheral device 22 can be raised and lowered very quickly. In embodiments, the voltage level between positive terminal 21 andnegative terminal 23 ofperipheral device 22 may be permanently lowered. In these embodiments, switch 13 may be permanently in an ON state. Alternatively, instead ofswitch 13 being permanently in an ON state, switch 13 may be eliminated by connectingfeedback element 15 between nodes A and B. - FIG. 3D illustrates the current level from
current source 11 in relation to switch 13 being turned on and off Whenswitch 13 is in an OFF state, current fromcurrent source 11 may only flow to the gate oftransistor 17. Accordingly, as there may be virtually no current flowing between the gate oftransistor 17 andground 18, current i may be minimized at a low current (ilow). Alternatively, whenswitch 13 is in an ON state, current i may flow throughswitch 13, throughfeedback element 15, and between the source and the drain oftransistor 17. Accordingly, whenswitch 13 is in an ON state, the current throughcurrent source 11 is increased to a higher state (iHigh). - FIG. 4 illustrates embodiments of the present invention, wherein
current source 11 comprises transistor 28. A source or drain of transistor 28 is connected to node A. An inverted gate input of transistor 28 is grounded toground 18. Accordingly, transistor 28 is always in a highly conductive state. In embodiments,transistor 24 and/ortransistor 26 may be connected to transistor 28 to supplement transistor 28 as a current source.Transistor 24 and/ortransistor 26 may have inverted inputs at their gates. Further,transistor 24 and/ortransistor 26, may receive control signals V1 and/or V2 to adjust an amount of current supplied to node A. In embodiments of the present invention, input V1 and input V2 may be provided to improve the performance of transistor 28 as a current source. In embodiments of the present invention, input V1 and input V2 may be provided to tailor a clamped voltage at node B. - FIG. 5 is an exemplary illustration of embodiments of
switch 13 and/orfeedback element 15. In embodiments, switch 13 may comprisetransistor 30.Transistor 30 may receive a signal (Vswitch) at the gate oftransistor 30. Accordingly, when the signal of Vswitch is a high voltage level,transistor 30 may be in a conducting state between the source and the drain. Likewise, when the signal of Vswitch is a low voltage level (e.g. 0V) at the gate oftransistor 30,transistor 30 may be in a non-conducting state between the source and the drain. Whentransistor 30 is in a non-conducting state,transistor 30 may be in an OFF state. Whentransistor 30 is in a conducting state,transistor 30 may be in an ON state. - In embodiments of the present invention,
feedback element 15 may comprisetransistor 32.Transistor 32 may receive a signal at its gate (Vref) to tailor a voltage drop across the source and the drain oftransistor 32. A voltage drop acrosstransistor 32 may be in accordance with signal Vref and current flowing between the source and the drain oftransistor 32. If there is a voltage drop acrosstransistor 32,transistor 32 may operate as a variable resistor. The amount of the voltage drop provides feedback totransistor 17. In embodiments of the present invention, control signal Vref will be tailored according to voltage signals V1 and V2 totransistors transistor 32 may be coordinated according to an anticipated amount of current flowing between node A and node B. - The foregoing embodiments and advantages are merely exemplary and are not to be construed as limiting the present invention. The present teaching can be readily applied to other types of apparatuses. The description of the present invention is intended to be illustrative, and not to limit the scope of the claims. Many alternatives, modifications, and variations will be apparent to those skilled in the art.
Claims (30)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/330,558 US6765411B1 (en) | 2002-12-30 | 2002-12-30 | Switchable voltage clamp circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/330,558 US6765411B1 (en) | 2002-12-30 | 2002-12-30 | Switchable voltage clamp circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040124878A1 true US20040124878A1 (en) | 2004-07-01 |
US6765411B1 US6765411B1 (en) | 2004-07-20 |
Family
ID=32654524
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/330,558 Expired - Lifetime US6765411B1 (en) | 2002-12-30 | 2002-12-30 | Switchable voltage clamp circuit |
Country Status (1)
Country | Link |
---|---|
US (1) | US6765411B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080129274A1 (en) * | 2006-11-30 | 2008-06-05 | Kabushiki Kaisha Toshiba | Controller, information processing apparatus and supply voltage control method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5672992A (en) * | 1995-04-11 | 1997-09-30 | International Rectifier Corporation | Charge pump circuit for high side switch |
US6304485B1 (en) * | 1989-04-13 | 2001-10-16 | San Disk Corporation | Flash EEprom system |
US6563724B2 (en) * | 2001-10-03 | 2003-05-13 | Bruce W. Carsten | Apparatus and method for turning off BJT used as synchronous rectifier |
-
2002
- 2002-12-30 US US10/330,558 patent/US6765411B1/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6304485B1 (en) * | 1989-04-13 | 2001-10-16 | San Disk Corporation | Flash EEprom system |
US5672992A (en) * | 1995-04-11 | 1997-09-30 | International Rectifier Corporation | Charge pump circuit for high side switch |
US6563724B2 (en) * | 2001-10-03 | 2003-05-13 | Bruce W. Carsten | Apparatus and method for turning off BJT used as synchronous rectifier |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080129274A1 (en) * | 2006-11-30 | 2008-06-05 | Kabushiki Kaisha Toshiba | Controller, information processing apparatus and supply voltage control method |
US7984310B2 (en) * | 2006-11-30 | 2011-07-19 | Kabushiki Kaisha Toshiba | Controller, information processing apparatus and supply voltage control method |
Also Published As
Publication number | Publication date |
---|---|
US6765411B1 (en) | 2004-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6191615B1 (en) | Logic circuit having reduced power consumption | |
US7049802B2 (en) | Power savings in a voltage supply controlled according to a work capability operating mode of an integrated circuit | |
US7342845B2 (en) | Method and apparatus to clamp SRAM supply voltage | |
JP5539403B2 (en) | Termination circuit for on-die termination | |
US7538602B2 (en) | Semiconductor integrated circuit with stepped-down voltage generating circuit | |
US20020000872A1 (en) | Method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode | |
US7948819B2 (en) | Integrated circuit having a memory with process-voltage-temperature control | |
JP5791207B2 (en) | Data processor having multiple low power modes | |
KR100631953B1 (en) | Memory device | |
KR100391879B1 (en) | Data processing circuit having a waiting mode | |
JPH10312683A (en) | Voltage adjusting circuit of semiconductor memory element | |
US20130135955A1 (en) | Memory device including a retention voltage resistor | |
US6765411B1 (en) | Switchable voltage clamp circuit | |
US5889395A (en) | Integrated low voltage regulator for high capacitive loads | |
US20220358989A1 (en) | Methods and Circuits for Power Management of a Memory Module | |
US7974144B2 (en) | Memory with tunable sleep diodes | |
US6914844B2 (en) | Deep power down switch for memory device | |
US6930540B2 (en) | Integrated circuit with voltage divider and buffered capacitor | |
KR20080080834A (en) | Power gating circuit | |
KR0182962B1 (en) | Semiconductor memory apparatus & its driving voltage supply method | |
JPH0519876A (en) | Semiconductor integrated circuit device | |
JP3123534B2 (en) | Logic circuit | |
JP3506638B2 (en) | Logic circuit | |
JP4819275B2 (en) | Low power signal driver with small harmonic components | |
CN114690677A (en) | Leakage current control of multi-chip module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VARADARAJAN, HEMMIGE D.;REEL/FRAME:013972/0417 Effective date: 20030204 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: BEIJING XIAOMI MOBILE SOFTWARE CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:037733/0440 Effective date: 20160204 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 12 |
|
SULP | Surcharge for late payment |
Year of fee payment: 11 |