US20040115892A1 - Process for optimizing junctions formed by solid phase epitaxy - Google Patents
Process for optimizing junctions formed by solid phase epitaxy Download PDFInfo
- Publication number
- US20040115892A1 US20040115892A1 US10/719,252 US71925203A US2004115892A1 US 20040115892 A1 US20040115892 A1 US 20040115892A1 US 71925203 A US71925203 A US 71925203A US 2004115892 A1 US2004115892 A1 US 2004115892A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor device
- junction
- amorphous
- amorphous region
- depth
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 46
- 230000008569 process Effects 0.000 title description 12
- 238000000348 solid-phase epitaxy Methods 0.000 title description 2
- 239000004065 semiconductor Substances 0.000 claims abstract description 99
- 229910052736 halogen Inorganic materials 0.000 claims abstract description 24
- 150000002367 halogens Chemical class 0.000 claims abstract description 24
- 239000007790 solid phase Substances 0.000 claims abstract description 22
- 239000002019 doping agent Substances 0.000 claims description 51
- 229910052731 fluorine Inorganic materials 0.000 claims description 26
- 239000011737 fluorine Substances 0.000 claims description 26
- 229910052796 boron Inorganic materials 0.000 claims description 16
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 14
- 230000003213 activating effect Effects 0.000 claims description 11
- 229910052732 germanium Inorganic materials 0.000 claims description 7
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 7
- 229910052710 silicon Inorganic materials 0.000 claims description 7
- 239000010703 silicon Substances 0.000 claims description 7
- 229910052785 arsenic Inorganic materials 0.000 claims description 4
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 4
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 claims description 4
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 claims 3
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 claims 1
- 229910052801 chlorine Inorganic materials 0.000 claims 1
- 239000000460 chlorine Substances 0.000 claims 1
- 238000002513 implantation Methods 0.000 description 27
- 230000015572 biosynthetic process Effects 0.000 description 24
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 23
- 125000006850 spacer group Chemical group 0.000 description 20
- 230000007547 defect Effects 0.000 description 14
- 238000009792 diffusion process Methods 0.000 description 14
- 239000000758 substrate Substances 0.000 description 14
- 230000004913 activation Effects 0.000 description 12
- 239000012071 phase Substances 0.000 description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 230000008901 benefit Effects 0.000 description 8
- 238000007796 conventional method Methods 0.000 description 8
- 239000000463 material Substances 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 238000005468 ion implantation Methods 0.000 description 6
- 229910052814 silicon oxide Inorganic materials 0.000 description 6
- 238000000151 deposition Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 238000005215 recombination Methods 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 230000004075 alteration Effects 0.000 description 2
- -1 boron ions Chemical class 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000006798 recombination Effects 0.000 description 2
- 230000009466 transformation Effects 0.000 description 2
- 238000000844 transformation Methods 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000001953 recrystallisation Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02592—Microstructure amorphous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
Definitions
- This invention relates generally to the field of semiconductor devices and, more particularly, to a method for optimizing junctions formed by solid phase epitaxy.
- junction depth associated with the junction areas likewise tends to decrease.
- Conventional methods for activating a majority of the dopants within the junction areas of the semiconductor device typically require a high temperature anneal, which often leads to increased dopant diffusion from the junction areas.
- Methods to reduce the junction depth often result in an increase in semiconductor device sheet resistance and a lower semiconductor device drive current.
- a method of forming a semiconductor device comprises forming at least one amorphous region within an at least partially formed semiconductor device.
- the method also comprises implanting a halogen species in the at least one amorphous region of the at least partially formed semiconductor device.
- the method further comprises doping at least a portion of the at least one amorphous region to form at least one junction within the at least partially formed semiconductor device.
- the method also comprises activating the doped portion of the at least one amorphous region of the at least partially formed semiconductor device by solid phase epitaxial re-growth.
- a transistor is formed using a method.
- the method comprises implanting at least a halogen species within an at least partially formed semiconductor device to form at least one amorphous region.
- the method also comprises doping at least a portion of the at least one amorphous region to form at least one junction within the at least partially formed semiconductor device.
- the method further comprises activating the doped portion of the at least one amorphous region of the at least partially formed semiconductor device by solid phase epitaxial re-growth.
- inventions of the present invention may exhibit some, none, or all of the following technical advantages.
- Various embodiments minimize leakage current from the junction areas of the semiconductor device after solid phase epitaxial re-growth. Some embodiments may increase the gradient of boron concentration after solid phase epitaxial re-growth.
- FIGS. 1A through 1F are cross sectional views illustrating one example of a method of forming a portion of a semiconductor device.
- FIG. 2 is a graph comparing the boron diffusion during solid phase epitaxial re-growth of a semiconductor device with a fluorine-based amorphous region to a semiconductor device without a fluorine-based amorphous region.
- FIGS. 1A through 1F are cross-sectional views showing one example of a method of forming a portion of semiconductor device 10 .
- Semiconductor device 10 may be used as a basis for forming any of a variety of semi-conductor devices, such as a bipolar junction transistor, a NMOS transistor, a PMOS transistor, a CMOS transistor, or other semiconductor based devices.
- a bipolar junction transistor such as a NMOS transistor, a PMOS transistor, a CMOS transistor, or other semiconductor based devices.
- Particular examples and dimensions specified throughout this document are intended for example purposes only, and are not intended to limit the scope of the present disclosure.
- the illustration in FIGS. 1A through 1F are not intended to be to scale.
- One aspect of this disclosure recognizes that implanting a halogen species in an amorphous region (to be formed later) of semiconductor device 10 can minimize lattice defects in the amorphous region. Implanting a halogen species in the amorphous region of semiconductor device 10 can alleviate some of the problems conventionally associated with the lattice defects in the amorphous regions of the semiconductor device.
- FIG. 1A shows a cross sectional view of semiconductor device 10 after formation of a gate dielectric layer 13 disposed outwardly from a semiconductor substrate 12 and after formation of a gate electrode layer 14 outwardly from gate dielectric layer 13 .
- gate dielectric layer 13 and gate electrode layer 14 are shown as being formed without interstitial layers between them, such interstitial layers could alternatively be formed without departing from the scope of the present disclosure.
- Semiconductor substrate 12 may comprise any suitable material used in semiconductor chip fabrication, such as silicon or germanium.
- Gate dielectric layer 13 may comprise, for example, oxide, silicon dioxide, or oxi-nitride.
- Forming gate dielectric layer 13 may be effected through any of a variety of processes.
- gate dielectric layer 13 can be formed by growing an oxide.
- Using a grown oxide as gate dielectric layer 13 is advantageous in providing a mechanism for removing surface irregularities in semiconductor substrate 12 . For example, as oxide is grown on the surface of substrate 12 , a portion of substrate 12 is consumed, including at least some of the surface irregularities.
- the active areas of semiconductor device 10 can be formed. Active areas of semiconductor device 10 may be formed, for example, by doping those areas to adjust the threshold voltage V t of semiconductor device 10 . This doping may comprise, for example, ion implantation through gate dielectric layer 13 . In an alternative embodiment, doping of the active regions of semiconductor device 10 can occur before formation of gate dielectric layer 13 . In one particular embodiment (not explicitly shown), a sacrificial dielectric layer may be disposed before formation of gate dielectric layer 13 . In that case, the active regions of semiconductor device 10 are doped by implantation through the sacrificial dielectric layer. Then, the sacrificial dielectric layer is removed, and gate dielectric layer 13 is formed.
- Gate electrode layer 14 may comprise, for example, amorphous silicon or polysilicon.
- gate electrode layer 14 comprises polysilicon.
- Forming gate electrode layer 14 may be effected, for example, by depositing polysilicon.
- gate electrode layer 14 may be doped to achieve a desired gate to junction capacitance.
- Gate electrode layer 14 may be doped through any of a variety of processes, such as, for example, by ion implantation.
- ion implantation of gate dielectric layer 14 may comprise, for example, a boron dopant, a phosphorous dopant, and/or an arsenic dopant.
- FIG. 1B shows a cross sectional view of semiconductor device 10 after formation of a semiconductor gate 16 outwardly from substrate 12 .
- Forming semiconductor gate 16 may be effected through any of a variety of processes.
- semiconductor gate 16 can be formed by patterning and etching gate electrode layer 14 and gate dielectric layer 13 using photo resist mask and etch techniques.
- FIG. 1C shows a cross sectional view of semiconductor device 10 after formation of a first screen dielectric layer 18 outwardly from semiconductor substrate 12 and after formation of a first spacer layer 20 outwardly from first screen dielectric layer 18 .
- first screen dielectric layer 18 and first spacer layer 20 are shown as being formed without interstitial layers between them, such interstitial could alternatively be formed without departing from the scope of the present disclosure.
- First screen dielectric layer 18 may comprise, for example, silicon oxide or silicon oxi-nitride.
- first screen dielectric layer 18 may be effected through any of a variety of processes.
- first screen dielectric layer 18 can be formed by growing an oxide.
- first screen dielectric layer 18 combines with gate dielectric layer 13 during the formation of layer 18 .
- Using a grown oxide as first screen dielectric layer 18 is advantageous in providing a mechanism for removing surface irregularities in substrate 12 and semiconductor gate 16 created during the formation of gate 16 .
- First spacer layer 20 may comprise any dielectric material, such as, for example, silicon nitride, silicon oxi-nitride, or silicon oxide. Forming first spacer layer 20 may be effected through any of a variety of processes. In one non-limiting example, first spacer layer 20 can be formed by depositing a silicon nitride.
- first screen dielectric layer 18 comprises a dielectric material that is selectively etchable from first spacer layer 20 . That is, each of first screen dielectric layer 18 and first spacer layer 20 can be removed using an etchant that does not significantly affect the other.
- first screen dielectric layer 18 may comprise a layer of silicon oxide while first spacer layer 20 may comprise silicon nitride.
- first spacer layer 20 can comprise a dielectric material that is incapable of being selectively etched from first screen dielectric layer 18 .
- first spacer layer 20 is formed outwardly from first screen dielectric layer 18 .
- the thickness of first screen dielectric 18 may be increased to a point that substantially negates the need for the formation of first spacer layer 20 outwardly from first screen dielectric layer 18 .
- the formation of first screen dielectric layer 18 may be effected, for example, by growing a silicon oxide, by depositing a silicon oxide, or a combination of growing and depositing a silicon oxide.
- FIG. 1D shows a cross sectional view of semiconductor device 10 after removal of at least a portion of first screen dielectric layer 18 and at least a portion of first spacer layer 20 , and after formation of amorphous regions 22 .
- Portions of first screen dielectric layer 18 and first spacer layer 20 may be removed, for example, by anisotropically etching first screen dielectric layer 18 and first spacer layer 20 .
- portions of first screen dielectric layer 18 and first spacer layer 20 are removed by performing a plasma etch.
- portions of first screen dielectric layer 18 disposed outwardly from amorphous regions 22 are completely removed.
- portions of first screen dielectric layer 18 remain disposed outwardly from amorphous regions 22 after removal of portions of layers 18 and 20 . Leaving at least a portion of first screen dielectric layer 18 disposed outwardly from amorphous regions 22 can be advantageous in reducing surface irregularities of substrate 12 formed during the etching process.
- Amorphous regions 22 of semiconductor device 10 can be formed by any of a variety of processes.
- amorphous regions 22 of semiconductor device 10 can be formed by ion implantation.
- amorphous regions 22 can be formed by implanting a dopant species capable of changing the phase of at least a portion of substrate 12 from a crystalline phase to an amorphous phase.
- the species implanted to form amorphous regions 22 may comprise, for example, a silicon species, a germanium species, and/or a halogen species.
- the dose and implantation energy utilized to form amorphous regions 22 depends at least in part on a desired amorphous region depth (X ⁇ ) and the dopant species used to form amorphous regions 22 .
- the amorphous region depth (X ⁇ ) depends at least in part on a desired junction depth (X j ) of device 10 .
- implanting a halogen species in amorphous regions 22 can minimize lattice defects (e.g., dangling bonds and/or un-bonded orbitals) formed in amorphous regions 22 during ion implantation.
- Implanting a halogen species in amorphous regions 22 of semiconductor device 10 can alleviate some of the problems conventionally associated with the lattice defects in the amorphous regions of the semiconductor device.
- Lattice defects in the material can result in the formation of carrier generation-recombination centers in the space-charge region of the electrical junctions of the device after solid phase epitaxial re-growth.
- the formation of these carrier generation recombination centers can result in the formation of leakage current within the device, which can degrade the semiconductor device performance.
- semiconductor device 10 implants a halogen species within amorphous regions 22 .
- Implanting a halogen species into amorphous regions 22 enables device manufacturers to reduce the formation of carrier generation recombination centers in the space-charge region of the electrical junctions after solid phase epitaxial re-growth.
- the use of a halogen species in amorphous regions 22 provides the advantage of minimizing lattice defects in the space-charge region of the electrical junctions after solid phase epitaxial re-growth. Minimizing lattice defects in the space-charge region of the electrical junctions is advantageous in minimizing leakage current from device 10 .
- amorphous regions 22 are formed by implanting fluorine at an implantation dose of approximately 5 ⁇ 10 14 cm ⁇ 2 to 1 ⁇ 10 16 cm ⁇ 2 and an implantation energy of approximately 1 to 200 keV.
- the fluorine operates to minimize lattice defects in amorphous regions 22 by bonding to dangling bonds, un-bonded orbitals, and/or any other lattice defect within the space-charge region of the electrical junctions.
- the implantation of a fluorine species within semiconductor device 10 occurs during the formation of amorphous regions 22 .
- the implantation of a fluorine species can occur substantially simultaneously with or after the formation of amorphous regions 22 .
- amorphous regions 22 can be formed by implanting a silicon species and/or a germanium species within semiconductor device 10 .
- the formation of amorphous regions 22 can comprise implanting silicon and/or germanium at an implantation dose of approximately 1 ⁇ 10 14 cm ⁇ 2 to 1 ⁇ 10 16 cm ⁇ 2 and an implantation energy of approximately 5 keV to 50 keV.
- the fluorine species can be implanted at an implantation dose of approximately 5 ⁇ 10 13 cm ⁇ 2 to 1 ⁇ 10 16 cm ⁇ 2 and an implantation energy of approximately 1 to 200 keV.
- FIG. 1E shows a cross sectional view of semiconductor device 10 after formation of junction areas 24 within amorphous regions 22 .
- Junction areas 24 can comprise, for example, a source and a drain, or a source extension and a drain extension.
- junction areas 24 may comprise a relatively high-doping concentration of boron, phosphorous, and/or arsenic dopants. The dopant concentration of junction areas 24 depends at least in part on the desired sheet resistance of semiconductor device 10 . Increasing the dopant concentration in junction areas 24 typically results in a lower sheet resistance of semiconductor device 10 .
- junction areas 24 of semiconductor device 10 can be formed by any of a variety of processes.
- junction areas 24 of semiconductor device 10 can be formed by ion implantation.
- the dopant implanted to form junction areas 24 can comprise, for example, a boron dopant, a phosphorous dopant, an arsenic dopant, or a combination of these or other dopants.
- the dose and implantation energy utilized to form junction areas 24 depends at least in part on a desired junction depth (X j ) and the dopant used to form junction areas 24 .
- junction areas 24 are formed by implanting boron at an implantation dose of approximately 1 ⁇ 10 14 cm ⁇ 2 to 4 ⁇ 10 15 cm ⁇ 2 and at an implantation energy of approximately 200 eV to 2 keV.
- junction depth (X j ) of junction areas 24 depends at least in part on a gate length associated with semiconductor gate 16 . Reducing the gate length of gate 16 typically results in shallower junction depths (X j ) of junction areas 24 .
- junction areas 24 comprise a junction depth (X j ), after dopant activation, of three hundred (300) Angstroms or less.
- junction areas 24 of semiconductor device 10 can be formed. Junction areas 24 may be formed, for example, after formation of amorphous regions 22 , and before removal of portions of first screen dielectric layer 18 and first spacer layer 20 . In another embodiment, extension areas 22 may be formed after formation of amorphous regions 22 , and after removal of at least a portion of first screen dielectric layer 18 and first spacer layer 20 .
- the implantation of a fluorine species within semiconductor device 10 occurs during formation of amorphous regions 22 .
- the implantation of a fluorine species can occur after the formation of junction areas 24 .
- the fluorine species can be implanted at an implantation dose of approximately 5 ⁇ 10 13 cm ⁇ 2 to 1 ⁇ 10 16 cm ⁇ 2 and an implantation energy of approximately 1 to 200 keV.
- One aspect of this disclosure recognizes that forming amorphous regions 22 with an amorphous depth (X ⁇ ) that is greater than or equal to the junction depth (X j ) can result in improved activation of the dopants in junction areas 24 .
- Forming an amorphous region depth (X ⁇ ) that is greater than or equal to the junction depth (X j ) can alleviate some of the problems conventionally associated with the activation of dopants in the junction areas of the semiconductor device.
- junction depths (X j ) that are greater than the amorphous region depth (X ⁇ ).
- a junction depth (X j ) that is greater than the amorphous region depth (X ⁇ ) typically results in reduced dopant activation during solid phase epitaxial re-growth. Reducing dopant activation in the junction areas of the semiconductor device can result in an increase in semiconductor sheet resistance and a junction depth (X j ) that is not optimal.
- semiconductor device 10 implements an amorphous depth (X ⁇ ) that is greater than or equal to the junction depth (X j ).
- amorphous depth (X ⁇ ) that is greater than or equal to the junction depth (X j ) enables device manufacturers to optimize junction areas 24 by increasing dopant activation in junction areas 24 during solid phase epitaxial re-growth.
- the optimization of dopant activation in junction areas 24 enables device manufacturers to obtain a lower sheet resistance, a desired drive current, and/or a relatively high gate to junction capacitance.
- amorphous region depth (X ⁇ ) can increase the number of lattice defects in the space-charge region of junction areas 24
- device 10 counteracts this effect by implanting a halogen species into amorphous regions 22 .
- Implanting a halogen species into amorphous regions 22 tends to minimize the amount of lattice defects in the space-charge regions of junction areas 24 because the halogen species tends to bond to the lattice defects.
- FIG. 1F is a cross-sectional view of semiconductor device 10 after activation of the dopants in junction areas 24 .
- the dopants of junction areas 24 can be activated by any of a number of processes, such as, for example, by solid phase epitaxial re-growth.
- the solid phase epitaxial re-growth process converts the amorphous phase of the material in amorphous regions 22 to a crystalline phase.
- solid phase epitaxial re-growth re-crystallizes that portion of substrate 12 converted to an amorphous phase during implantation of amorphous regions 22 . This re-crystallization process operates to activate the dopants within junction areas 24 .
- junction areas 24 can occur at a relatively low temperature. Activating a majority of the dopants within junction areas 24 of semiconductor device 10 at a relatively low temperature can alleviate some of the problems conventionally associated with dopant diffusion during relatively high temperature activation.
- junction areas 24 occurs in a relatively low temperature environment. Activating the dopants in a relatively low temperature environment enables device manufacturers to minimize dopant diffusion from junction areas 24 . Minimizing dopant diffusion from junction areas 24 advantageously allows device manufacturers to obtain a relatively shallow junction depth (X j ) while obtaining a desired sheet resistance. In various embodiments, device manufacturers can obtain a junction depth of three hundred (300) Angstroms or less, and a sheet resistance of approximately five hundred (500) to one thousand (1000) ohms/sq.
- the amorphous depth (X ⁇ ) is greater than or equal to the junction depth (X j ).
- the amorphous phase of the material in amorphous regions 22 comprises a relatively higher energy state than the energy state of a crystalline phase of the material. Consequently, activating the dopants within junction areas 24 by using solid phase epitaxial re-growth (e.g., converting the amorphous phase to a crystalline phase) advantageously enables device manufacturers to activate the dopants at a relatively lower temperature.
- the activation of the dopants in junction areas 24 comprises solid phase epitaxial re-growth at a temperature of approximately 500 to 700 degrees Celsius.
- FIG. 2 is a graph comparing the boron diffusion during solid phase epitaxial re-growth of a semiconductor device with a fluorine-based amorphous region to a semiconductor device without a fluorine-based amorphous region.
- line 202 represents the diffusion of boron in the semiconductor device without the fluorine-based amorphous region.
- Line 204 represents the diffusion of boron in the semiconductor device with the fluorine-based amorphous region.
- the fluorine-based amorphous region is implanted with fluorine at an implantation dose of approximately 1 ⁇ 10 15 cm ⁇ 2 and an implantation energy of approximately 12 keV.
- the horizontal axis represents the vertical diffusion of the boron dopants, while the vertical axis represents the concentration of the boron dopants in the junction areas of each device.
- each semiconductor device includes an amorphous region formed by implanting germanium at an implantation dose of approximately 5 ⁇ 10 14 cm ⁇ 2 and an implantation energy of approximately 48 keV.
- Each semiconductor device also includes a junction area implanted with boron ions at an implantation dose of approximately 1.2 ⁇ 10 15 cm ⁇ 2 and an implantation energy of approximately 700 eV.
- the boron ions implanted in each semiconductor device are activated by solid phase epitaxial re-growth at a temperature of approximately six hundred fifty (650) degrees Celsius for approximately five (5) minutes.
- This graph illustrates that implanting a fluorine species within the amorphous region of a semiconductor device can result in increased dopant diffusion from the junction areas during solid phase epitaxial re-growth.
- Device manufacturers can control the dopant diffusion from the junction areas by varying the concentration of the fluorine species. Increasing the concentration of fluorine tends to increase dopant diffusion from the junction areas.
- varying the concentration and implantation energy of the fluorine species can allow device manufacturers to optimize the dopant concentration profile within the junction areas. In other words, varying the concentration and implantation energy of fluorine can allow device manufacturers to balance the effects of fluorine on diffusion and the benefits of fluorine in minimizing leakage current from the device. Similar results and benefits can be realized by implementing a halogen-based amorphous region.
Abstract
A method of forming a semiconductor device includes forming at least one amorphous region within an at least partially formed semiconductor device. The method also includes implanting a halogen species in the amorphous region of the at least partially formed semiconductor device. The method further includes doping at least a portion of the at least one amorphous region to form at least one junction within the at least partially formed semiconductor device. The method also includes performing solid phase epitaxial re-growth to activate the doped portion of the at least one amorphous region of the at least partially formed semiconductor device.
Description
- This invention relates generally to the field of semiconductor devices and, more particularly, to a method for optimizing junctions formed by solid phase epitaxy.
- As semiconductor manufacturers continue to reduce the scale of semiconductor devices, the junction depth associated with the junction areas likewise tends to decrease. Conventional methods for activating a majority of the dopants within the junction areas of the semiconductor device typically require a high temperature anneal, which often leads to increased dopant diffusion from the junction areas. Methods to reduce the junction depth often result in an increase in semiconductor device sheet resistance and a lower semiconductor device drive current.
- In one method embodiment, a method of forming a semiconductor device comprises forming at least one amorphous region within an at least partially formed semiconductor device. The method also comprises implanting a halogen species in the at least one amorphous region of the at least partially formed semiconductor device. The method further comprises doping at least a portion of the at least one amorphous region to form at least one junction within the at least partially formed semiconductor device. The method also comprises activating the doped portion of the at least one amorphous region of the at least partially formed semiconductor device by solid phase epitaxial re-growth.
- In one embodiment, a transistor is formed using a method. The method comprises implanting at least a halogen species within an at least partially formed semiconductor device to form at least one amorphous region. The method also comprises doping at least a portion of the at least one amorphous region to form at least one junction within the at least partially formed semiconductor device. The method further comprises activating the doped portion of the at least one amorphous region of the at least partially formed semiconductor device by solid phase epitaxial re-growth.
- Depending on the specific features implemented, particular embodiments of the present invention may exhibit some, none, or all of the following technical advantages. Various embodiments minimize leakage current from the junction areas of the semiconductor device after solid phase epitaxial re-growth. Some embodiments may increase the gradient of boron concentration after solid phase epitaxial re-growth.
- Other technical advantages will be readily apparent to one skilled in the art from the following figures, descriptions and claims. Moreover, while specific advantages have been enumerated above, various embodiments may include all, some or none of the enumerated advantages.
- For a more complete understanding of the present invention, and for further features and advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings, in which:
- FIGS. 1A through 1F are cross sectional views illustrating one example of a method of forming a portion of a semiconductor device; and
- FIG. 2 is a graph comparing the boron diffusion during solid phase epitaxial re-growth of a semiconductor device with a fluorine-based amorphous region to a semiconductor device without a fluorine-based amorphous region.
- FIGS. 1A through 1F are cross-sectional views showing one example of a method of forming a portion of
semiconductor device 10.Semiconductor device 10 may be used as a basis for forming any of a variety of semi-conductor devices, such as a bipolar junction transistor, a NMOS transistor, a PMOS transistor, a CMOS transistor, or other semiconductor based devices. Particular examples and dimensions specified throughout this document are intended for example purposes only, and are not intended to limit the scope of the present disclosure. Moreover, the illustration in FIGS. 1A through 1F are not intended to be to scale. - One aspect of this disclosure recognizes that implanting a halogen species in an amorphous region (to be formed later) of
semiconductor device 10 can minimize lattice defects in the amorphous region. Implanting a halogen species in the amorphous region ofsemiconductor device 10 can alleviate some of the problems conventionally associated with the lattice defects in the amorphous regions of the semiconductor device. - FIG. 1A shows a cross sectional view of
semiconductor device 10 after formation of a gatedielectric layer 13 disposed outwardly from asemiconductor substrate 12 and after formation of agate electrode layer 14 outwardly from gatedielectric layer 13. Although gatedielectric layer 13 andgate electrode layer 14 are shown as being formed without interstitial layers between them, such interstitial layers could alternatively be formed without departing from the scope of the present disclosure.Semiconductor substrate 12 may comprise any suitable material used in semiconductor chip fabrication, such as silicon or germanium. Gatedielectric layer 13 may comprise, for example, oxide, silicon dioxide, or oxi-nitride. - Forming gate
dielectric layer 13 may be effected through any of a variety of processes. In one non-limiting example, gatedielectric layer 13 can be formed by growing an oxide. Using a grown oxide as gatedielectric layer 13 is advantageous in providing a mechanism for removing surface irregularities insemiconductor substrate 12. For example, as oxide is grown on the surface ofsubstrate 12, a portion ofsubstrate 12 is consumed, including at least some of the surface irregularities. - At some point, the active areas of
semiconductor device 10 can be formed. Active areas ofsemiconductor device 10 may be formed, for example, by doping those areas to adjust the threshold voltage Vt ofsemiconductor device 10. This doping may comprise, for example, ion implantation through gatedielectric layer 13. In an alternative embodiment, doping of the active regions ofsemiconductor device 10 can occur before formation of gatedielectric layer 13. In one particular embodiment (not explicitly shown), a sacrificial dielectric layer may be disposed before formation of gatedielectric layer 13. In that case, the active regions ofsemiconductor device 10 are doped by implantation through the sacrificial dielectric layer. Then, the sacrificial dielectric layer is removed, and gatedielectric layer 13 is formed. -
Gate electrode layer 14 may comprise, for example, amorphous silicon or polysilicon. In this example,gate electrode layer 14 comprises polysilicon. Forminggate electrode layer 14 may be effected, for example, by depositing polysilicon. - In some embodiments, after forming
gate electrode layer 14,gate electrode layer 14 may be doped to achieve a desired gate to junction capacitance.Gate electrode layer 14 may be doped through any of a variety of processes, such as, for example, by ion implantation. In various embodiments, ion implantation of gatedielectric layer 14 may comprise, for example, a boron dopant, a phosphorous dopant, and/or an arsenic dopant. - FIG. 1B shows a cross sectional view of
semiconductor device 10 after formation of asemiconductor gate 16 outwardly fromsubstrate 12. Formingsemiconductor gate 16 may be effected through any of a variety of processes. For example,semiconductor gate 16 can be formed by patterning and etchinggate electrode layer 14 and gatedielectric layer 13 using photo resist mask and etch techniques. - FIG. 1C shows a cross sectional view of
semiconductor device 10 after formation of a first screendielectric layer 18 outwardly fromsemiconductor substrate 12 and after formation of afirst spacer layer 20 outwardly from first screendielectric layer 18. Although first screendielectric layer 18 andfirst spacer layer 20 are shown as being formed without interstitial layers between them, such interstitial could alternatively be formed without departing from the scope of the present disclosure. First screendielectric layer 18 may comprise, for example, silicon oxide or silicon oxi-nitride. - Forming first screen
dielectric layer 18 may be effected through any of a variety of processes. For example, firstscreen dielectric layer 18 can be formed by growing an oxide. In this particular embodiment, firstscreen dielectric layer 18 combines withgate dielectric layer 13 during the formation oflayer 18. Using a grown oxide as firstscreen dielectric layer 18 is advantageous in providing a mechanism for removing surface irregularities insubstrate 12 andsemiconductor gate 16 created during the formation ofgate 16. -
First spacer layer 20 may comprise any dielectric material, such as, for example, silicon nitride, silicon oxi-nitride, or silicon oxide. Formingfirst spacer layer 20 may be effected through any of a variety of processes. In one non-limiting example,first spacer layer 20 can be formed by depositing a silicon nitride. - In the illustrated embodiment, first
screen dielectric layer 18 comprises a dielectric material that is selectively etchable fromfirst spacer layer 20. That is, each of firstscreen dielectric layer 18 andfirst spacer layer 20 can be removed using an etchant that does not significantly affect the other. In one non-limiting example, firstscreen dielectric layer 18 may comprise a layer of silicon oxide whilefirst spacer layer 20 may comprise silicon nitride. In an alternative embodiment,first spacer layer 20 can comprise a dielectric material that is incapable of being selectively etched from firstscreen dielectric layer 18. - In this particular embodiment,
first spacer layer 20 is formed outwardly from firstscreen dielectric layer 18. In an alternative embodiment, the thickness offirst screen dielectric 18 may be increased to a point that substantially negates the need for the formation offirst spacer layer 20 outwardly from firstscreen dielectric layer 18. In this example, the formation of firstscreen dielectric layer 18 may be effected, for example, by growing a silicon oxide, by depositing a silicon oxide, or a combination of growing and depositing a silicon oxide. - FIG. 1D shows a cross sectional view of
semiconductor device 10 after removal of at least a portion of firstscreen dielectric layer 18 and at least a portion offirst spacer layer 20, and after formation ofamorphous regions 22. Portions of firstscreen dielectric layer 18 andfirst spacer layer 20 may be removed, for example, by anisotropically etching firstscreen dielectric layer 18 andfirst spacer layer 20. In one non-limiting example, portions of firstscreen dielectric layer 18 andfirst spacer layer 20 are removed by performing a plasma etch. - In this embodiment, portions of first
screen dielectric layer 18 disposed outwardly fromamorphous regions 22 are completely removed. In an alternative embodiment, portions of firstscreen dielectric layer 18 remain disposed outwardly fromamorphous regions 22 after removal of portions oflayers screen dielectric layer 18 disposed outwardly fromamorphous regions 22 can be advantageous in reducing surface irregularities ofsubstrate 12 formed during the etching process. -
Amorphous regions 22 ofsemiconductor device 10 can be formed by any of a variety of processes. In one non-limiting example,amorphous regions 22 ofsemiconductor device 10 can be formed by ion implantation. In various embodiments,amorphous regions 22 can be formed by implanting a dopant species capable of changing the phase of at least a portion ofsubstrate 12 from a crystalline phase to an amorphous phase. The species implanted to formamorphous regions 22 may comprise, for example, a silicon species, a germanium species, and/or a halogen species. The dose and implantation energy utilized to formamorphous regions 22 depends at least in part on a desired amorphous region depth (Xα) and the dopant species used to formamorphous regions 22. The amorphous region depth (Xα) depends at least in part on a desired junction depth (Xj) ofdevice 10. - At some point,
amorphous regions 22 ofsemiconductor device 10 can be formed. In various embodiments,amorphous regions 22 can be formed before formingscreen dielectric layer 18 andfirst spacer layer 20. In some embodiments,amorphous regions 22 can be formed before removal of portions of firstscreen dielectric layer 18 andfirst spacer layer 20. In other embodiments,amorphous regions 22 may be formed after removal of at least a portion of firstscreen dielectric layer 18 andfirst spacer layer 20. - One aspect of this disclosure recognizes that implanting a halogen species in
amorphous regions 22 can minimize lattice defects (e.g., dangling bonds and/or un-bonded orbitals) formed inamorphous regions 22 during ion implantation. Implanting a halogen species inamorphous regions 22 ofsemiconductor device 10 can alleviate some of the problems conventionally associated with the lattice defects in the amorphous regions of the semiconductor device. - Conventional methods of forming the amorphous regions in the substrate of the semiconductor device often lead to lattice defects within the material used to form the semiconductor substrate. Lattice defects in the material can result in the formation of carrier generation-recombination centers in the space-charge region of the electrical junctions of the device after solid phase epitaxial re-growth. The formation of these carrier generation recombination centers can result in the formation of leakage current within the device, which can degrade the semiconductor device performance.
- Unlike conventional methods,
semiconductor device 10 implants a halogen species withinamorphous regions 22. Implanting a halogen species intoamorphous regions 22 enables device manufacturers to reduce the formation of carrier generation recombination centers in the space-charge region of the electrical junctions after solid phase epitaxial re-growth. The use of a halogen species inamorphous regions 22 provides the advantage of minimizing lattice defects in the space-charge region of the electrical junctions after solid phase epitaxial re-growth. Minimizing lattice defects in the space-charge region of the electrical junctions is advantageous in minimizing leakage current fromdevice 10. - In this particular embodiment,
amorphous regions 22 are formed by implanting fluorine at an implantation dose of approximately 5×1014 cm−2 to 1×1016 cm−2 and an implantation energy of approximately 1 to 200 keV. In that case, the fluorine operates to minimize lattice defects inamorphous regions 22 by bonding to dangling bonds, un-bonded orbitals, and/or any other lattice defect within the space-charge region of the electrical junctions. - In this example, the implantation of a fluorine species within
semiconductor device 10 occurs during the formation ofamorphous regions 22. In an alternative embodiment, the implantation of a fluorine species can occur substantially simultaneously with or after the formation ofamorphous regions 22. In that embodiment,amorphous regions 22 can be formed by implanting a silicon species and/or a germanium species withinsemiconductor device 10. In that case, the formation ofamorphous regions 22 can comprise implanting silicon and/or germanium at an implantation dose of approximately 1×1014 cm−2 to 1×1016 cm−2 and an implantation energy of approximately 5 keV to 50 keV. In addition, the fluorine species can be implanted at an implantation dose of approximately 5×1013 cm−2 to 1×1016 cm−2 and an implantation energy of approximately 1 to 200 keV. - FIG. 1E shows a cross sectional view of
semiconductor device 10 after formation ofjunction areas 24 withinamorphous regions 22.Junction areas 24 can comprise, for example, a source and a drain, or a source extension and a drain extension. In various embodiments,junction areas 24 may comprise a relatively high-doping concentration of boron, phosphorous, and/or arsenic dopants. The dopant concentration ofjunction areas 24 depends at least in part on the desired sheet resistance ofsemiconductor device 10. Increasing the dopant concentration injunction areas 24 typically results in a lower sheet resistance ofsemiconductor device 10. -
Junction areas 24 ofsemiconductor device 10 can be formed by any of a variety of processes. In one non-limiting example,junction areas 24 ofsemiconductor device 10 can be formed by ion implantation. The dopant implanted to formjunction areas 24 can comprise, for example, a boron dopant, a phosphorous dopant, an arsenic dopant, or a combination of these or other dopants. The dose and implantation energy utilized to formjunction areas 24 depends at least in part on a desired junction depth (Xj) and the dopant used to formjunction areas 24. In this particular embodiment,junction areas 24 are formed by implanting boron at an implantation dose of approximately 1×1014 cm−2 to 4×1015 cm−2 and at an implantation energy of approximately 200 eV to 2 keV. - The junction depth (Xj) of
junction areas 24 depends at least in part on a gate length associated withsemiconductor gate 16. Reducing the gate length ofgate 16 typically results in shallower junction depths (Xj) ofjunction areas 24. In this example,junction areas 24 comprise a junction depth (Xj), after dopant activation, of three hundred (300) Angstroms or less. - At some point,
junction areas 24 ofsemiconductor device 10 can be formed.Junction areas 24 may be formed, for example, after formation ofamorphous regions 22, and before removal of portions of firstscreen dielectric layer 18 andfirst spacer layer 20. In another embodiment,extension areas 22 may be formed after formation ofamorphous regions 22, and after removal of at least a portion of firstscreen dielectric layer 18 andfirst spacer layer 20. - In this example, the implantation of a fluorine species within
semiconductor device 10 occurs during formation ofamorphous regions 22. In an alternative embodiment, the implantation of a fluorine species can occur after the formation ofjunction areas 24. In that case, the fluorine species can be implanted at an implantation dose of approximately 5×1013 cm−2 to 1×1016 cm−2 and an implantation energy of approximately 1 to 200 keV. - One aspect of this disclosure recognizes that forming
amorphous regions 22 with an amorphous depth (Xα) that is greater than or equal to the junction depth (Xj) can result in improved activation of the dopants injunction areas 24. Forming an amorphous region depth (Xα) that is greater than or equal to the junction depth (Xj) can alleviate some of the problems conventionally associated with the activation of dopants in the junction areas of the semiconductor device. - Conventional methods for minimizing the impact of lattice defects of the material used to form the semiconductor substrate often lead junction depths (Xj) that are greater than the amorphous region depth (Xα). A junction depth (Xj) that is greater than the amorphous region depth (Xα) typically results in reduced dopant activation during solid phase epitaxial re-growth. Reducing dopant activation in the junction areas of the semiconductor device can result in an increase in semiconductor sheet resistance and a junction depth (Xj) that is not optimal.
- Unlike the conventional methods,
semiconductor device 10 implements an amorphous depth (Xα) that is greater than or equal to the junction depth (Xj). Implementing an amorphous depth (Xα) that is greater than or equal to the junction depth (Xj) enables device manufacturers to optimizejunction areas 24 by increasing dopant activation injunction areas 24 during solid phase epitaxial re-growth. The optimization of dopant activation injunction areas 24 enables device manufacturers to obtain a lower sheet resistance, a desired drive current, and/or a relatively high gate to junction capacitance. - Although increasing the amorphous region depth (Xα) can increase the number of lattice defects in the space-charge region of
junction areas 24,device 10 counteracts this effect by implanting a halogen species intoamorphous regions 22. Implanting a halogen species intoamorphous regions 22 tends to minimize the amount of lattice defects in the space-charge regions ofjunction areas 24 because the halogen species tends to bond to the lattice defects. - FIG. 1F is a cross-sectional view of
semiconductor device 10 after activation of the dopants injunction areas 24. The dopants ofjunction areas 24 can be activated by any of a number of processes, such as, for example, by solid phase epitaxial re-growth. The solid phase epitaxial re-growth process converts the amorphous phase of the material inamorphous regions 22 to a crystalline phase. In other words, solid phase epitaxial re-growth re-crystallizes that portion ofsubstrate 12 converted to an amorphous phase during implantation ofamorphous regions 22. This re-crystallization process operates to activate the dopants withinjunction areas 24. - One aspect of this disclosure recognizes that activation of a majority of the dopants within
junction areas 24 can occur at a relatively low temperature. Activating a majority of the dopants withinjunction areas 24 ofsemiconductor device 10 at a relatively low temperature can alleviate some of the problems conventionally associated with dopant diffusion during relatively high temperature activation. - As semiconductor manufacturers continue to reduce the scale of semiconductor devices, the junction depth (Xj) associated with the junction areas likewise tends to decrease. Conventional methods for activating a majority of the dopants within the junction areas of the semiconductor device typically require a relatively high temperature anneal (e.g., 1000 to 1100 degrees Celsius). Activating the dopants within the junction areas with a relatively high temperature anneal often leads to increased dopant diffusion, which can lead to junction depths that are deeper than desired. To counteract this effect, conventional methods often reduce the dopant concentration within the junction areas and/or the implantation energy of the dopants. Reducing the dopant concentration of the junction areas typically results in an increase in semiconductor device sheet resistance, a lower semiconductor device drive current, and/or a reduced gate to junction capacitance.
- Unlike conventional methods, dopant activation of
junction areas 24 occurs in a relatively low temperature environment. Activating the dopants in a relatively low temperature environment enables device manufacturers to minimize dopant diffusion fromjunction areas 24. Minimizing dopant diffusion fromjunction areas 24 advantageously allows device manufacturers to obtain a relatively shallow junction depth (Xj) while obtaining a desired sheet resistance. In various embodiments, device manufacturers can obtain a junction depth of three hundred (300) Angstroms or less, and a sheet resistance of approximately five hundred (500) to one thousand (1000) ohms/sq. - In this example, the amorphous depth (Xα) is greater than or equal to the junction depth (Xj). The amorphous phase of the material in
amorphous regions 22 comprises a relatively higher energy state than the energy state of a crystalline phase of the material. Consequently, activating the dopants withinjunction areas 24 by using solid phase epitaxial re-growth (e.g., converting the amorphous phase to a crystalline phase) advantageously enables device manufacturers to activate the dopants at a relatively lower temperature. In this particular embodiment, the activation of the dopants injunction areas 24 comprises solid phase epitaxial re-growth at a temperature of approximately 500 to 700 degrees Celsius. - FIG. 2 is a graph comparing the boron diffusion during solid phase epitaxial re-growth of a semiconductor device with a fluorine-based amorphous region to a semiconductor device without a fluorine-based amorphous region. In this example,
line 202 represents the diffusion of boron in the semiconductor device without the fluorine-based amorphous region.Line 204 represents the diffusion of boron in the semiconductor device with the fluorine-based amorphous region. In this particular example, the fluorine-based amorphous region is implanted with fluorine at an implantation dose of approximately 1×1015 cm−2 and an implantation energy of approximately 12 keV. The horizontal axis represents the vertical diffusion of the boron dopants, while the vertical axis represents the concentration of the boron dopants in the junction areas of each device. - In this example, each semiconductor device includes an amorphous region formed by implanting germanium at an implantation dose of approximately 5×1014 cm−2 and an implantation energy of approximately 48 keV. Each semiconductor device also includes a junction area implanted with boron ions at an implantation dose of approximately 1.2×1015 cm−2 and an implantation energy of approximately 700 eV. In addition, the boron ions implanted in each semiconductor device are activated by solid phase epitaxial re-growth at a temperature of approximately six hundred fifty (650) degrees Celsius for approximately five (5) minutes.
- This graph illustrates that implanting a fluorine species within the amorphous region of a semiconductor device can result in increased dopant diffusion from the junction areas during solid phase epitaxial re-growth. Device manufacturers can control the dopant diffusion from the junction areas by varying the concentration of the fluorine species. Increasing the concentration of fluorine tends to increase dopant diffusion from the junction areas. In addition, varying the concentration and implantation energy of the fluorine species can allow device manufacturers to optimize the dopant concentration profile within the junction areas. In other words, varying the concentration and implantation energy of fluorine can allow device manufacturers to balance the effects of fluorine on diffusion and the benefits of fluorine in minimizing leakage current from the device. Similar results and benefits can be realized by implementing a halogen-based amorphous region.
- Although the present invention has been described in several embodiments, a myriad of changes, variations, alterations, transformations, and modifications may be suggested to one skilled in the art, and it is intended that the present invention encompass such changes, variations, alterations, transformations, and modifications as falling within the spirit and scope of the appended claims.
Claims (20)
1. A method of forming a semiconductor device, comprising:
forming at least one amorphous region within an at least partially formed semiconductor device;
implanting a halogen species in the at least one amorphous region of the at least partially formed semiconductor device;
doping at least a portion of the at least one amorphous region to form at least one junction within the at least partially formed semiconductor device; and
activating the doped portion of the at least one amorphous region of the at least partially formed semiconductor device by solid phase epitaxial re-growth.
2. The method of claim 1 , wherein forming the amorphous region comprises implanting a species selected from the group consisting of silicon and germanium.
3. The method of claim 1 , wherein the halogen species comprises a species selected from the group consisting of fluorine and chlorine.
4. The method of claim 1 , wherein the halogen species is implanted after forming the amorphous region.
5. The method of claim 1 , wherein the halogen species is implanted substantially simultaneously with forming the at least one amorphous region.
6. The method of claim 1 , wherein the at least one junction comprises a region selected from the group consisting of a drain region, a source region, and an extension region.
7. The method of claim 1 , wherein the at least one junction is doped with a dopant selected from the group consisting of boron, phosphorous, and arsenic.
8. The method of claim 1 , wherein an amorphous depth (Xα) associated with the at least one amorphous region is greater than or equal to a junction depth (Xj) associated with the at least one junction.
9. The method of claim 1 , wherein an amorphous depth (Xα) associated with the at least one amorphous region is less than or equal to a junction depth (Xj) associated with the at least one junction.
10. A method of forming a semiconductor device, comprising:
implanting at least a halogen species within an at least partially formed semiconductor device to form at least one amorphous region;
doping at least a portion of the at least one amorphous region to form at least one junction within the at least partially formed semiconductor device; and
activating the doped portion of the at least one amorphous region of the at least partially formed semiconductor device by solid phase epitaxial re-growth.
11. The method of claim 10 , wherein the at least one amorphous region is implanted with the at least a halogen species and at least a germanium species.
12. The method of claim 10 , wherein the at least a halogen species comprises fluorine.
13. The method of claim 10 , wherein the at least one junction is doped with at least a boron dopant.
14. The method of claim 10 , wherein an amorphous depth (Xα) associated with the at least one amorphous region is greater than or equal to a junction depth (Xj) associated with the at least one junction.
15. The method of claim 10 , wherein an amorphous depth (Xα) associated with the at least one amorphous region is less than or equal to a junction depth (Xj) associated with the at least one junction.
16. A transistor formed using a method, comprising:
implanting at least a halogen species within an at least partially formed semiconductor device to form at least one amorphous region;
doping at least a portion of the at least one amorphous region to form at least one junction within the at least partially formed semiconductor device; and
activating the doped portion of the at least one amorphous region of the at least partially formed semiconductor device by solid phase epitaxial re-growth.
17. The transistor of claim 16 , wherein the at least a halogen species comprises fluorine.
18. The transistor of claim 16 , wherein the at least one junction is doped with at least a boron dopant.
19. The transistor of claim 16 , wherein an amorphous depth (Xα) associated with the at least one amorphous region is greater than or equal to a junction depth (Xj) associated with the at least one junction.
20. The transistor of claim 16 , wherein an amorphous depth (Xα) associated with the at least one amorphous region is less than or equal to a junction depth (Xj) associated with the at least one junction.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/719,252 US20040115892A1 (en) | 2002-08-06 | 2003-11-21 | Process for optimizing junctions formed by solid phase epitaxy |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/213,837 US6699771B1 (en) | 2002-08-06 | 2002-08-06 | Process for optimizing junctions formed by solid phase epitaxy |
US10/719,252 US20040115892A1 (en) | 2002-08-06 | 2003-11-21 | Process for optimizing junctions formed by solid phase epitaxy |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/213,837 Division US6699771B1 (en) | 2002-08-06 | 2002-08-06 | Process for optimizing junctions formed by solid phase epitaxy |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040115892A1 true US20040115892A1 (en) | 2004-06-17 |
Family
ID=31494538
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/213,837 Expired - Lifetime US6699771B1 (en) | 2002-08-06 | 2002-08-06 | Process for optimizing junctions formed by solid phase epitaxy |
US10/719,252 Abandoned US20040115892A1 (en) | 2002-08-06 | 2003-11-21 | Process for optimizing junctions formed by solid phase epitaxy |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/213,837 Expired - Lifetime US6699771B1 (en) | 2002-08-06 | 2002-08-06 | Process for optimizing junctions formed by solid phase epitaxy |
Country Status (1)
Country | Link |
---|---|
US (2) | US6699771B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006053241A2 (en) * | 2004-11-12 | 2006-05-18 | Texas Instruments Incorporated | Ultra-shallow arsenic junction formation in silicon germanium |
US20080160710A1 (en) * | 2006-12-29 | 2008-07-03 | Dongbu Hitek Co., Ltd. | Method of fabricating mosfet device |
US20110212591A1 (en) * | 2010-02-26 | 2011-09-01 | Jae-Geun Oh | Method for fabricating transistor of semiconductor device |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040188774A1 (en) * | 2003-03-31 | 2004-09-30 | Sanyo Electric Co., Ltd. | Semiconductor device and method of fabricating semiconductor device |
US7018928B2 (en) * | 2003-09-04 | 2006-03-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Plasma treatment method to reduce silicon erosion over HDI silicon regions |
ATE455366T1 (en) * | 2003-10-17 | 2010-01-15 | Imec | METHOD FOR PRODUCING A SEMICONDUCTOR SUBSTRATE HAVING A LAYER STRUCTURE OF ACTIVATED DOPANTS |
US7118979B2 (en) * | 2003-11-05 | 2006-10-10 | Texas Instruments Incorporated | Method of manufacturing transistor having germanium implant region on the sidewalls of the polysilicon gate electrode |
WO2005091344A1 (en) * | 2004-03-15 | 2005-09-29 | Koninklijke Philips Electronics N.V. | Method of manufacturing a semiconductor device and semiconductor device obtained with such a method |
JP3737504B2 (en) * | 2004-03-31 | 2006-01-18 | 松下電器産業株式会社 | Manufacturing method of semiconductor device |
US7893315B2 (en) * | 2004-11-04 | 2011-02-22 | Advanced Cell Technology, Inc. | Derivation of embryonic stem cells and embryo-derived cells |
CA3015835A1 (en) * | 2004-11-04 | 2006-05-18 | Astellas Institute For Regenerative Medicine | Derivation of embryonic stem cells |
JP2006344634A (en) * | 2005-06-07 | 2006-12-21 | Renesas Technology Corp | Cmos type semiconductor device and manufacturing method thereof |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5145794A (en) * | 1989-09-08 | 1992-09-08 | Fujitsu Limited | Formation of shallow junction by implantation of dopant into partially crystalline disordered region |
US5223445A (en) * | 1990-05-30 | 1993-06-29 | Matsushita Electric Industrial Co., Ltd. | Large angle ion implantation method |
US5254484A (en) * | 1990-11-10 | 1993-10-19 | Telefunken Electronic Gmbh | Method for recrystallization of preamorphized semiconductor surfaces zones |
US5407838A (en) * | 1991-07-10 | 1995-04-18 | Sharp Kabushiki Kaisha | Method for fabricating a semiconductor device using implantation and subsequent annealing to eliminate defects |
US5654209A (en) * | 1988-07-12 | 1997-08-05 | Seiko Epson Corporation | Method of making N-type semiconductor region by implantation |
US5885886A (en) * | 1996-12-26 | 1999-03-23 | Lg Semicon Co., Ltd. | Method for manufacturing semiconductor device |
US5994175A (en) * | 1997-09-05 | 1999-11-30 | Advanced Micro Devices, Inc. | High performance MOSFET with low resistance design |
US6069062A (en) * | 1997-09-16 | 2000-05-30 | Varian Semiconductor Equipment Associates, Inc. | Methods for forming shallow junctions in semiconductor wafers |
US6472232B1 (en) * | 2000-02-22 | 2002-10-29 | International Business Machines Corporation | Semiconductor temperature monitor |
US20020187614A1 (en) * | 2001-04-16 | 2002-12-12 | Downey Daniel F. | Methods for forming ultrashallow junctions with low sheet resistance |
US6521502B1 (en) * | 2000-08-07 | 2003-02-18 | Advanced Micro Devices, Inc. | Solid phase epitaxy activation process for source/drain junction extensions and halo regions |
-
2002
- 2002-08-06 US US10/213,837 patent/US6699771B1/en not_active Expired - Lifetime
-
2003
- 2003-11-21 US US10/719,252 patent/US20040115892A1/en not_active Abandoned
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5654209A (en) * | 1988-07-12 | 1997-08-05 | Seiko Epson Corporation | Method of making N-type semiconductor region by implantation |
US5145794A (en) * | 1989-09-08 | 1992-09-08 | Fujitsu Limited | Formation of shallow junction by implantation of dopant into partially crystalline disordered region |
US5223445A (en) * | 1990-05-30 | 1993-06-29 | Matsushita Electric Industrial Co., Ltd. | Large angle ion implantation method |
US5254484A (en) * | 1990-11-10 | 1993-10-19 | Telefunken Electronic Gmbh | Method for recrystallization of preamorphized semiconductor surfaces zones |
US5407838A (en) * | 1991-07-10 | 1995-04-18 | Sharp Kabushiki Kaisha | Method for fabricating a semiconductor device using implantation and subsequent annealing to eliminate defects |
US5885886A (en) * | 1996-12-26 | 1999-03-23 | Lg Semicon Co., Ltd. | Method for manufacturing semiconductor device |
US5994175A (en) * | 1997-09-05 | 1999-11-30 | Advanced Micro Devices, Inc. | High performance MOSFET with low resistance design |
US6069062A (en) * | 1997-09-16 | 2000-05-30 | Varian Semiconductor Equipment Associates, Inc. | Methods for forming shallow junctions in semiconductor wafers |
US6472232B1 (en) * | 2000-02-22 | 2002-10-29 | International Business Machines Corporation | Semiconductor temperature monitor |
US6521502B1 (en) * | 2000-08-07 | 2003-02-18 | Advanced Micro Devices, Inc. | Solid phase epitaxy activation process for source/drain junction extensions and halo regions |
US20020187614A1 (en) * | 2001-04-16 | 2002-12-12 | Downey Daniel F. | Methods for forming ultrashallow junctions with low sheet resistance |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006053241A2 (en) * | 2004-11-12 | 2006-05-18 | Texas Instruments Incorporated | Ultra-shallow arsenic junction formation in silicon germanium |
US20060105518A1 (en) * | 2004-11-12 | 2006-05-18 | Texas Instruments Incorporated | Ultra-shallow arsenic junction formation in silicon germanium |
WO2006053241A3 (en) * | 2004-11-12 | 2006-08-17 | Texas Instruments Inc | Ultra-shallow arsenic junction formation in silicon germanium |
US7163878B2 (en) * | 2004-11-12 | 2007-01-16 | Texas Instruments Incorporated | Ultra-shallow arsenic junction formation in silicon germanium |
US20080160710A1 (en) * | 2006-12-29 | 2008-07-03 | Dongbu Hitek Co., Ltd. | Method of fabricating mosfet device |
US20110212591A1 (en) * | 2010-02-26 | 2011-09-01 | Jae-Geun Oh | Method for fabricating transistor of semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US20040029350A1 (en) | 2004-02-12 |
US6699771B1 (en) | 2004-03-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7402870B2 (en) | Ultra shallow junction formation by epitaxial interface limited diffusion | |
US6881641B2 (en) | Semiconductor device having a retrograde dopant profile in a channel region and method for fabricating the same | |
US7402872B2 (en) | Method for forming an integrated circuit | |
US7297994B2 (en) | Semiconductor device having a retrograde dopant profile in a channel region | |
US20100012988A1 (en) | Metal oxide semiconductor devices having implanted carbon diffusion retardation layers and methods for fabricating the same | |
JP2663402B2 (en) | Method for manufacturing CMOS integrated circuit device | |
US20060148220A1 (en) | Plasma implantation of impurities in junction region recesses | |
JPH1197674A (en) | Semiconductor device and manufacture thereof | |
TW200525762A (en) | A semiconductor substrate with solid phase epitaxial regrowth with reduced junction leakage and method of producing same | |
US6699771B1 (en) | Process for optimizing junctions formed by solid phase epitaxy | |
US20100003799A1 (en) | Method for forming p-type lightly doped drain region using germanium pre-amorphous treatment | |
US20040126998A1 (en) | Semiconductor device having an improved strained surface layer and method of forming a strained surface layer in a semiconductor device | |
WO2006053241A2 (en) | Ultra-shallow arsenic junction formation in silicon germanium | |
JP4514023B2 (en) | Silicon oxide liner ion implantation to prevent dopants from diffusing out of source / drain extensions | |
US20040031970A1 (en) | Process for retarding lateral diffusion of phosphorous | |
JP5010589B2 (en) | Semiconductor device manufacturing method and semiconductor integrated circuit chip provided with semiconductor device manufactured by the method | |
US6284672B1 (en) | Method of forming a super-shallow amorphous layer in silicon | |
US7118977B2 (en) | System and method for improved dopant profiles in CMOS transistors | |
US20070284674A1 (en) | Porous silicon for isolation region formation and related structure | |
US7767536B2 (en) | Semiconductor device and fabricating method thereof | |
US6806159B2 (en) | Method for manufacturing a semiconductor device with sinker contact region | |
US20060017079A1 (en) | N-type transistor with antimony-doped ultra shallow source and drain | |
JP3628292B2 (en) | Manufacturing method of semiconductor device | |
US7479438B2 (en) | Method to improve performance of a bipolar device using an amorphizing implant | |
JPH0236525A (en) | Manufacture of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |