US20040099909A1 - Micro-electro mechanical systems (MEMS) device using silicon on insulator (SOI) wafer, and method of fabricating and grounding the same - Google Patents
Micro-electro mechanical systems (MEMS) device using silicon on insulator (SOI) wafer, and method of fabricating and grounding the same Download PDFInfo
- Publication number
- US20040099909A1 US20040099909A1 US10/601,775 US60177503A US2004099909A1 US 20040099909 A1 US20040099909 A1 US 20040099909A1 US 60177503 A US60177503 A US 60177503A US 2004099909 A1 US2004099909 A1 US 2004099909A1
- Authority
- US
- United States
- Prior art keywords
- layer
- ground hole
- silicon layer
- mems device
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 97
- 239000010703 silicon Substances 0.000 title claims abstract description 97
- 239000012212 insulator Substances 0.000 title description 2
- 238000004519 manufacturing process Methods 0.000 title description 2
- 239000010410 layer Substances 0.000 claims abstract description 169
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 96
- 238000000034 method Methods 0.000 claims abstract description 62
- 238000009413 insulation Methods 0.000 claims abstract description 45
- 239000011241 protective layer Substances 0.000 claims abstract description 41
- 239000004020 conductor Substances 0.000 claims abstract description 24
- 239000004576 sand Substances 0.000 claims description 24
- 239000000843 powder Substances 0.000 claims description 10
- 238000005530 etching Methods 0.000 claims description 7
- 238000005137 deposition process Methods 0.000 claims description 4
- 238000007747 plating Methods 0.000 claims description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 22
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 14
- 239000010931 gold Substances 0.000 description 14
- 229910052737 gold Inorganic materials 0.000 description 14
- 239000011521 glass Substances 0.000 description 8
- 239000002184 metal Substances 0.000 description 8
- 229910052751 metal Inorganic materials 0.000 description 8
- 239000000463 material Substances 0.000 description 6
- 239000010408 film Substances 0.000 description 5
- 238000005488 sandblasting Methods 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 238000003754 machining Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 238000006748 scratching Methods 0.000 description 1
- 230000002393 scratching effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
- B81B7/0006—Interconnects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Definitions
- the present invention relates in general to a micro-electro mechanical systems (MEMS) device using a silicon-on-insulator (SOI) wafer, and more particularly to an MEMS device using an SOI wafer in which a handle wafer of the SOI wafer is connected to a ground hole without any additional bonding or wiring process, and a method for fabricating and grounding the same.
- MEMS micro-electro mechanical systems
- SOI silicon-on-insulator
- An MEMS device is a product implemented by combining micro-mechanical components such as micro-sensors, micro-valves, micro-gears, micro-mirrors and micro-actuators formed in a semiconductor chip and a computer technology, and thus called an “intelligent product”.
- An MEMS device may further include microcircuits in the semiconductor chip having the micro-mechanical components thereon.
- Such MEMS devices may be produced cost effectively for a wide variety of applications because they can be fabricated with at low cost in large volumes.
- a handle wafer (base wafer) of an SOI wafer in the MEMS device is electrically floated, parasitic capacitance between the handle wafer and a structure formed on the SOI wafer for acting as a micro-mechanical component causes electrical interference that may negatively influence the micro-mechanical component such as an actuator or a sensor. Accordingly, the handle wafer should be electrically connected to a ground area for preventing the parasitic capacitance.
- FIG. 1 illustrates a sectional view of a typical SOI wafer 10 .
- the SOI wafer comprises a handle wafer 11 serving as a base wafer, a device wafer 13 provided over the handle wafer 11 and a sacrificial layer 12 formed of an insulation layer and interposed between the handle wafer 11 and the device wafer 13 .
- the handle wafer 11 has a thickness of several hundreds of ⁇ ms and serves as a substrate in general semiconductor devices.
- the device wafer 13 has a thickness from several tens to several hundreds of ⁇ ms and the thickness of the device wafer 13 may vary based on products.
- the device wafer 13 may has a desired structure by being etched.
- the sacrificial layer 12 is made of silicon oxide. In the case that the desired structure is a gyroscope or accelerometer, the sacrificial layer 12 may be removed for providing a vacant space under the desired structure so that the desired structure is allowed to move in the MEMS device.
- FIG. 2 illustrates a sectional view of a conventional wire bonding type MEMS device.
- the wire bonding type MEMS device 20 comprises a first silicon layer 21 corresponding to a handle wafer, an insulation layer 22 formed of silicon oxide, a second silicon layer 23 corresponding to a device wafer, and a protective layer 24 formed of glass material.
- the protective layer 24 has a signal hole SH and a ground hole GH therein.
- the signal hole SH and the ground hole are filled with a conductive material layer CM.
- a metal pad MP is formed on the upper surface of the conductive material layer CM in the ground hole GH.
- the handle wafer 21 is attached to a grounded surface of a printed circuit board PCB by a conductive adhesive.
- the metal pad MP formed on the conductive metal layer CM in the ground hole GH is connected to a ground area GA on the PCB by a wire bonding method.
- the MEMS device 20 is encapsulated with a resin such as epoxy by transfer molding.
- the wire bonding type MEMS device described above has a drawback that a wire bonding process is necessarily required to connect the metal pad in the ground hole GH to the ground area GA of the PCB, thereby causing inconvenience.
- the wire bonding type MEMS device in accordance with the conventional art is further disadvantageous in that contact reliability is degraded, even in the case that the conductive adhesive is used, because a natural oxide layer is formed on a silicon surface even when the silicon surface is exposed to the air for a certain period of time.
- FIG. 3 a gold flip chip bonding type MEMS device has been recently developed and it is advantageous in terms of miniaturization and noise reduction. Details of the gold flip chip bonding type MEMS device will be described below with reference to FIG. 3.
- FIG. 3 is a sectional view of a conventional gold flip chip bonding type MEMS device 30 .
- the gold flip chip bonding type MEMS device is packaged by using a gold bump flip chip bonding method which is a sort of flip chip bonding method.
- the basic structure of the gold flip chip bonding type MEMS device 30 is the same as the wire bonding type MEMS device 20 shown in FIG. 2. However, the gold flip chip bonding type MEMS device 30 is different from the wire bonding type MEMS 20 in terms of the mounting direction to the PCB.
- the gold bump flip chip MEMS device 30 comprises a first silicon layer 31 corresponding to a handle wafer, an insulation layer 32 formed of silicon oxide, a second silicon layer 33 corresponding to a device wafer, and a protective layer 34 made of glass material.
- the protective layer 34 has a signal hole SH and a ground hole GH, both of which are filled with a conductive material layer CM.
- the conductive materials CM in the signal hole and the ground hole are connected to respective metal pads MP.
- the respective metal pads MP in the signal hole SH and the ground hole GH are connected to a signal and ground areas on a printed circuit board PCB with respective gold balls GB.
- a gold ball is placed between the respective metal pads MP on the MEMS device 30 and the associated signal or ground area on the PCB, and ultrasonic vibration and pressure are applied to the MEMS device 30 while the MEMS device 30 maintains a desired temperature.
- Such gold flip chip bonding type MEMS device is advantageous in terms of miniaturization and noise reduction characteristics.
- the gold flip chip bonding type MEMS device is disadvantageous in that it is difficult to connect an upper substrate (handle wafer) of the MEMS device to a printed circuit board. Accordingly, there are grounding problems even in the flip chip bonding method that is a new technology attracting a great deal of attention.
- the present invention has been made in view of the above problem, and it is an object of the present invention to provide an MEMS device using an SOI wafer in which a handle wafer in the MEMS device may be easily connected to a ground hole without using any additional wiring process, and a method for fabricating and grounding the same.
- an MEMS device using an SOI wafer comprising a first silicon layer, an insulation layer formed on the first silicon layer, a second silicon layer formed on the insulation layer, a protective layer formed on the second silicon layer, and a ground hole extending from an upper portion of the protective layer to the first silicon layer and having a conductive material layer therein.
- the second silicon layer preferably has a structure acting as device components of an MEMS device.
- the insulation layer preferably includes a vacant space under the structure.
- the ground hole is completely filled with the conductive material layer, whereby the ground hole is electrically connected from a lower portion thereof to an upper portion of the protective layer.
- the conductive material layer is preferably formed along an inner surface of the ground hole by using a deposition process or a plating process, whereby the ground hole is electrically connected from a lower portion thereof to an upper portion of the protective layer.
- a method for fabricating and grounding an MEMS device using an SOI wafer comprising a first step of preparing a first silicon layer, a second step of forming an insulation layer on the first silicon layer, a third step of forming a second silicon layer on the insulation layer, a fourth step of forming a protective layer on the second silicon layer, a fifth step of forming a signal hole and a ground hole in the protective layer and extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer, and a sixth step of forming a conductive material layer in the ground hole.
- the fifth step preferably includes a sub-step of applying a dry film resist on the protective layer while uncovering the ground hole, and a sub-step of extending the ground hole to the first silicon layer by etching the second silicon layer and the insulation layer in the ground hole.
- the fifth step preferably includes a sub-step of applying a dry film resist on the protective layer while uncovering the ground hole, and a sub-step of extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer by injecting sand powder into the ground hole.
- the sand powder is preferably injected into the ground hole through sand blaster nozzles.
- a method for fabricating and grounding an MEMS device using an SOI wafer comprising a first step of preparing a first silicon layer, a second step of forming an insulation layer on the first silicon layer, a third step of forming a second silicon layer on the insulation layer and forming a desired structure on the second silicon layer along with slits which are formed to penetrate the second silicon layer at a location where a ground hole is to be formed, a fourth step of forming a protective layer on the second silicon layer, a fifth step of forming a signal hole and a ground hole in the protective layer and extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer, and a sixth step of forming a conductive material layer in the ground hole.
- the fifth step preferably comprises a sub-step of etching the second silicon layer and the insulation layer in the ground hole, thereby extending the ground hole to the first silicon layer.
- the fifth step preferably comprises a sub-step of injecting sand power into the ground hole, thereby extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer.
- the sand powder is preferably injected into the ground hole through sand blaster nozzles.
- FIG. 1 is a sectional view of an SOI wafer
- FIG. 2 is a sectional view of a wire bonding type MEMS device in accordance with the conventional art
- FIG. 3 is a sectional view of a gold flip chip bonding type MEMS device in accordance with the conventional art
- FIG. 4 is a sectional view of an MEMS device in accordance with the present invention.
- FIG. 5 is a flow chart showing a method for fabricating and grounding an MEMS device in accordance with the present invention
- FIGS. 6A to 6 G are exemplary sectional views sequentially showing a method for fabricating and grounding an MEMS device in accordance with the present invention
- FIGS. 7A and 7B are sectional views of an MEMS device showing a method for fabricating and grounding an MEMS device in accordance with a first example of the method shown in FIG. 5 ,
- FIGS. 8A and 8B are sectional views of an MEMS device showing a method for fabricating and grounding an MEMS device in accordance with a second example of the method shown in FIG. 5.
- FIG. 4 illustrates an MEMS device using an SOI wafer in accordance with a first aspect of the present invention.
- like elements are designated by a like reference number.
- the MEMS device 40 comprises a first silicon layer 41 , an insulation layer 42 formed on the first silicon layer 41 and a second silicon layer 43 formed on the insulation layer 42 , a protective layer 44 formed on the second silicon layer 43 and a ground hole GH extending from an upper portion of the protective layer 44 to a portion of the first silicon layer 41 .
- the ground hole GH has a conductive material layer CM therein.
- Unexplained reference numeral SH denotes a signal hole.
- the first silicon layer 41 serves as a handle wafer, or base wafer.
- the insulation layer 42 is formed of silicon oxide. In the case that a structure in the SOI wafer is a gyroscope or accelerometer, the insulation layer 42 serves as a sacrificial layer for providing a vacant space over which the structure may move.
- the second silicon layer 43 is formed of silicon and has a desired structure acting as device components.
- the protective layer 44 is formed of glass material and serves as a cover to protect the second silicon wafer 43 .
- the ground hole GH formed in the protective layer 44 is formed to extend to the first silicon layer 41 through the second silicon layer 43 and the insulation layer 42 .
- the conductive material layer CM formed in the extended ground hole GH With the conductive material layer CM formed in the extended ground hole GH, a lower portion of the ground hole GH is electrically connected to the first silicon layer 41 .
- the conductive material layer CM may be formed to completely fill the ground hole GH or be a thin film formed on an inner surface of the ground hole GH.
- the conductive material layer CM may be formed to extend from an upper portion of the protective layer to a lower portion of the extended ground hole GH.
- a deposition process or a plating process may be used for forming the conductive material layer CM in the ground hole GH. This may be applied to other embodiments of the present invention to be described below.
- the bottom surface of the first silicon layer 41 of the MEMS device 40 in accordance with the present invention is attached to a grounded surface of a printed circuit board PCB by a conductive adhesive.
- FIG. 5 is a flow chart showing a method for fabricating and grounding an MEMS device in accordance with the present invention
- FIGS. 6A to 6 G are exemplary sectional views of an MEMS device for showing a method for fabricating and grounding an MEMS device using an SOI wafer in accordance with the present invention.
- a first silicon layer 41 serving as a handle wafer is prepared.
- an insulation layer 42 acting as a sacrificial layer is formed on the first silicon layer 41
- a second silicon layer 43 serving as a device layer is formed on the insulation layer 42 .
- the second silicon layer 43 may have a desired structure acting as device components of an MEMS device.
- a reference numeral ST denotes a slit which may not be formed during a method for fabricating and grounding an MEMS device in accordance with a first example but formed during a method in accordance with a second example.
- a protective layer 44 serving as a cover is formed on the second silicon layer 43 for protecting the same.
- a signal hole SH and a ground hole GH are formed in the protective layer 44 (S 55 ) and then the ground hole GH is extended to the first silicon layer 41 through the second silicon layer 43 and the insulation layer 42 (S 56 ).
- This step S 55 /S 56 will be described in further detail below.
- a conductive material layer CM is formed in the ground hole GH for electrically connecting the ground hole GH to the first silicon layer 41 (S 57 ) and a post process S 58 is performed.
- the conductive material layer Cm may be formed to completely fill the ground hole GH or be a thin film for just coating inner surfaces of the ground hole GH.
- the conductive material layer CM may be formed using a deposition process or a plating process.
- FIGS. 7A and 7B illustrate sectional views of an MEMS device for showing in further detail the fifth step S 55 /S 56 shown in FIG. 5 in accordance with a first example of the method for fabricating and grounding an MEMS device.
- a dry film resist DFR is formed on the protective layer 44 , without covering the ground hole GH.
- the ground hole GH is extended to the first silicon layer 41 through the second silicon layer 43 and the insulation layer 42 by etching the second insulation layer 43 and the insulation layer 42 in the ground hole GH.
- the fifth step S 55 /S 56 will be described below in further detail. That is, in the first sub-step, a dry film resist DFR is formed on the protective layer 44 , without covering the ground hole GH. Next, in the second sub-step, sand power is injected into the ground hole GH, so that the ground hole GH is extended to the first silicon layer 41 through the second silicon layer 43 and the insulation layer 42 .
- a surface of the MEMS device is machined again for enabling the ground hole GH to be connected to the handle wafer to extend to the handle wafer to be attached to a packaging member.
- the sand powder may be injected through sand blaster nozzles SBN provided in a sand blaster.
- the dry film resist DFR having resistance to sand blasting is applied to the SOI wafer and then patterned to open the ground holes by using a photolithography process. After the ground holes are opened, the sand power is injected into the ground hole for a predetermined period of time. During the injection of the sand power, the sand powder penetrates the device wafer and the sacrificial layer through the opened ground holes, so that the ground holes are extended to the handle wafer.
- FIGS. 8A and 8B A method for fabricating and grounding an MEMS device in accordance with a third aspect of the present invention will be described with reference to FIGS. 8A and 8B.
- FIGS. 8A and 8B are sectional views showing a method for fabricating and grounding an MEMS device in accordance with a second example of the method of the present invention.
- a third step S 53 and a fifth step S 55 /S 56 are different from the method according to the second aspect of the present invention and other steps are the same as the second aspect of the present invention.
- a plurality of slits ST are formed in a second silicon wafer S 43 at a portion where a ground hole is to be formed.
- a ground hole GH and a signal hole SH are formed in a protective layer 44 .
- the ground hole GH is extended to a first silicon layer 41 through the second silicon layer 43 and the insulation layer 42 .
- the slits ST may have a shape of slits or through holes.
- the slits ST are formed in the device wafer and then the MEMS device is packaged. After packaging, the ground hole is machined again, so that the ground hole is connected to the handle wafer.
- the method according to the third aspect of the present invention is simpler than the method according to the second aspect of the present invention because the DFR is not needed.
- the entire surface of the MEMS device is exposed to the sand powder. Accordingly, groundwork should be laid so that a surface area exposed through the ground hole is more rapidly etched than the other surface area of the MEMS device.
- the groundwork comprises scratching or etching the device wafer at a portion where the ground hole is to be formed.
- the ground hole may be extend to the handle wafer in various manners such as an etching process and a sand blasting process.
- sand powder may be injected into the ground hole through sand blaster nozzles provided in a sand blaster.
- the device wafer in the ground hole becomes brittle.
- the ground hole extends to the handle wafer in advance before other holes (signal hole) reach to the handle wafer. Since the sand blasting stops when the ground hole reaches to the handle wafer, the signal hole does not extend to the handle wafer. Further, when the ground hole reaches to the handle wafer, the ground hole is getting bigger in its size and thus a surface area of the protective layer (glass material) in the ground hole is enlarged. Therefore, it is possible to achieve a good adhesion of a metal layer (conductive material) to an inner surface of the ground hole so that a bonding force between the protective layer (glass material) and the silicon layer is enhanced.
- the handle wafer of the MEMS device in accordance with the present invention may be easily grounded through a body of the MEMS device without any additional bonding or wiring process.
- an insulation layer, or sacrificial layer has a thickness of several ⁇ ms that is relatively thin in comparison with a thickness of a device wafer, so that the method in accordance with the present invention may be easily realized without a great deal of difficulty.
- a conductive layer in the MEMS device and the handle wafer may be connected to the PCB without any additional process such as a wiring or bonding process, and further the handle wafer and the conductive layer in the MEMS device may be easily electrically connected to each other. Accordingly, electrical noise reduction characteristic of the MEMS device is improved.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Pressure Sensors (AREA)
- Micromachines (AREA)
Abstract
Disclosed is an MEMS device using an SOI wafer, the MEMS device comprising a first silicon layer, an insulation layer formed on the first insulation layer, a second silicon layer formed on the insulation layer, a protective layer formed on the second silicon layer, and a ground hole extending from an upper portion of the protective layer to the first silicon layer and having a conductive material therein, whereby a handle wafer in the MEMS device is connected to the ground hole without performing any additional wiring or bonding process.
Description
- 1. Field of the Invention
- The present invention relates in general to a micro-electro mechanical systems (MEMS) device using a silicon-on-insulator (SOI) wafer, and more particularly to an MEMS device using an SOI wafer in which a handle wafer of the SOI wafer is connected to a ground hole without any additional bonding or wiring process, and a method for fabricating and grounding the same.
- 2. Description of the Related Art
- An MEMS device is a product implemented by combining micro-mechanical components such as micro-sensors, micro-valves, micro-gears, micro-mirrors and micro-actuators formed in a semiconductor chip and a computer technology, and thus called an “intelligent product”. An MEMS device may further include microcircuits in the semiconductor chip having the micro-mechanical components thereon. Such MEMS devices may be produced cost effectively for a wide variety of applications because they can be fabricated with at low cost in large volumes. In such a MEMS device, if a handle wafer (base wafer) of an SOI wafer in the MEMS device is electrically floated, parasitic capacitance between the handle wafer and a structure formed on the SOI wafer for acting as a micro-mechanical component causes electrical interference that may negatively influence the micro-mechanical component such as an actuator or a sensor. Accordingly, the handle wafer should be electrically connected to a ground area for preventing the parasitic capacitance.
- FIG. 1 illustrates a sectional view of a
typical SOI wafer 10. Referring to FIG. 1, the SOI wafer comprises ahandle wafer 11 serving as a base wafer, adevice wafer 13 provided over thehandle wafer 11 and asacrificial layer 12 formed of an insulation layer and interposed between thehandle wafer 11 and the device wafer 13. - The
handle wafer 11 has a thickness of several hundreds of μms and serves as a substrate in general semiconductor devices. Thedevice wafer 13 has a thickness from several tens to several hundreds of μms and the thickness of thedevice wafer 13 may vary based on products. Thedevice wafer 13 may has a desired structure by being etched. Thesacrificial layer 12 is made of silicon oxide. In the case that the desired structure is a gyroscope or accelerometer, thesacrificial layer 12 may be removed for providing a vacant space under the desired structure so that the desired structure is allowed to move in the MEMS device. - FIG. 2 illustrates a sectional view of a conventional wire bonding type MEMS device. Referring to FIG. 2, the wire bonding
type MEMS device 20 comprises afirst silicon layer 21 corresponding to a handle wafer, aninsulation layer 22 formed of silicon oxide, asecond silicon layer 23 corresponding to a device wafer, and aprotective layer 24 formed of glass material. Theprotective layer 24 has a signal hole SH and a ground hole GH therein. The signal hole SH and the ground hole are filled with a conductive material layer CM. A metal pad MP is formed on the upper surface of the conductive material layer CM in the ground hole GH. - The
handle wafer 21 is attached to a grounded surface of a printed circuit board PCB by a conductive adhesive. The metal pad MP formed on the conductive metal layer CM in the ground hole GH is connected to a ground area GA on the PCB by a wire bonding method. TheMEMS device 20 is encapsulated with a resin such as epoxy by transfer molding. - The wire bonding type MEMS device described above has a drawback that a wire bonding process is necessarily required to connect the metal pad in the ground hole GH to the ground area GA of the PCB, thereby causing inconvenience. The wire bonding type MEMS device in accordance with the conventional art is further disadvantageous in that contact reliability is degraded, even in the case that the conductive adhesive is used, because a natural oxide layer is formed on a silicon surface even when the silicon surface is exposed to the air for a certain period of time.
- On the other hand, as shown in FIG. 3, a gold flip chip bonding type MEMS device has been recently developed and it is advantageous in terms of miniaturization and noise reduction. Details of the gold flip chip bonding type MEMS device will be described below with reference to FIG. 3.
- FIG. 3 is a sectional view of a conventional gold flip chip bonding
type MEMS device 30. The gold flip chip bonding type MEMS device is packaged by using a gold bump flip chip bonding method which is a sort of flip chip bonding method. The basic structure of the gold flip chip bondingtype MEMS device 30 is the same as the wire bondingtype MEMS device 20 shown in FIG. 2. However, the gold flip chip bondingtype MEMS device 30 is different from the wirebonding type MEMS 20 in terms of the mounting direction to the PCB. - As shown in FIG. 3, the gold bump flip
chip MEMS device 30 comprises afirst silicon layer 31 corresponding to a handle wafer, aninsulation layer 32 formed of silicon oxide, asecond silicon layer 33 corresponding to a device wafer, and aprotective layer 34 made of glass material. Theprotective layer 34 has a signal hole SH and a ground hole GH, both of which are filled with a conductive material layer CM. The conductive materials CM in the signal hole and the ground hole are connected to respective metal pads MP. The respective metal pads MP in the signal hole SH and the ground hole GH are connected to a signal and ground areas on a printed circuit board PCB with respective gold balls GB. - For the gold bump flip chip bonding, a gold ball is placed between the respective metal pads MP on the
MEMS device 30 and the associated signal or ground area on the PCB, and ultrasonic vibration and pressure are applied to theMEMS device 30 while theMEMS device 30 maintains a desired temperature. Such gold flip chip bonding type MEMS device is advantageous in terms of miniaturization and noise reduction characteristics. - The gold flip chip bonding type MEMS device, however, is disadvantageous in that it is difficult to connect an upper substrate (handle wafer) of the MEMS device to a printed circuit board. Accordingly, there are grounding problems even in the flip chip bonding method that is a new technology attracting a great deal of attention.
- Therefore, the present invention has been made in view of the above problem, and it is an object of the present invention to provide an MEMS device using an SOI wafer in which a handle wafer in the MEMS device may be easily connected to a ground hole without using any additional wiring process, and a method for fabricating and grounding the same.
- In accordance with one aspect of the present invention, there is provided an MEMS device using an SOI wafer comprising a first silicon layer, an insulation layer formed on the first silicon layer, a second silicon layer formed on the insulation layer, a protective layer formed on the second silicon layer, and a ground hole extending from an upper portion of the protective layer to the first silicon layer and having a conductive material layer therein.
- In the MEMS device, the second silicon layer preferably has a structure acting as device components of an MEMS device.
- In the MEMS device, the insulation layer preferably includes a vacant space under the structure.
- In the MEMS device, the ground hole is completely filled with the conductive material layer, whereby the ground hole is electrically connected from a lower portion thereof to an upper portion of the protective layer.
- In the MEMS device, the conductive material layer is preferably formed along an inner surface of the ground hole by using a deposition process or a plating process, whereby the ground hole is electrically connected from a lower portion thereof to an upper portion of the protective layer.
- In accordance with another aspect of the present invention, there is provided a method for fabricating and grounding an MEMS device using an SOI wafer, comprising a first step of preparing a first silicon layer, a second step of forming an insulation layer on the first silicon layer, a third step of forming a second silicon layer on the insulation layer, a fourth step of forming a protective layer on the second silicon layer, a fifth step of forming a signal hole and a ground hole in the protective layer and extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer, and a sixth step of forming a conductive material layer in the ground hole.
- In the method, the fifth step preferably includes a sub-step of applying a dry film resist on the protective layer while uncovering the ground hole, and a sub-step of extending the ground hole to the first silicon layer by etching the second silicon layer and the insulation layer in the ground hole.
- In the method, the fifth step preferably includes a sub-step of applying a dry film resist on the protective layer while uncovering the ground hole, and a sub-step of extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer by injecting sand powder into the ground hole.
- In the method, the sand powder is preferably injected into the ground hole through sand blaster nozzles.
- In accordance with further another aspect of the present invention, there is provided a method for fabricating and grounding an MEMS device using an SOI wafer, comprising a first step of preparing a first silicon layer, a second step of forming an insulation layer on the first silicon layer, a third step of forming a second silicon layer on the insulation layer and forming a desired structure on the second silicon layer along with slits which are formed to penetrate the second silicon layer at a location where a ground hole is to be formed, a fourth step of forming a protective layer on the second silicon layer, a fifth step of forming a signal hole and a ground hole in the protective layer and extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer, and a sixth step of forming a conductive material layer in the ground hole.
- In the method according to the third aspect of the present invention, the fifth step preferably comprises a sub-step of etching the second silicon layer and the insulation layer in the ground hole, thereby extending the ground hole to the first silicon layer.
- In the method according to the third aspect of the present invention, the fifth step preferably comprises a sub-step of injecting sand power into the ground hole, thereby extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer.
- In the method according to the third aspect of the present invention, the sand powder is preferably injected into the ground hole through sand blaster nozzles.
- The above and other objects, features and advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
- FIG. 1 is a sectional view of an SOI wafer,
- FIG. 2 is a sectional view of a wire bonding type MEMS device in accordance with the conventional art,
- FIG. 3 is a sectional view of a gold flip chip bonding type MEMS device in accordance with the conventional art,
- FIG. 4 is a sectional view of an MEMS device in accordance with the present invention.
- FIG. 5 is a flow chart showing a method for fabricating and grounding an MEMS device in accordance with the present invention,
- FIGS. 6A to6G are exemplary sectional views sequentially showing a method for fabricating and grounding an MEMS device in accordance with the present invention,
- FIGS. 7A and 7B are sectional views of an MEMS device showing a method for fabricating and grounding an MEMS device in accordance with a first example of the method shown in FIG.5,
- FIGS. 8A and 8B are sectional views of an MEMS device showing a method for fabricating and grounding an MEMS device in accordance with a second example of the method shown in FIG. 5.
- FIG. 4 illustrates an MEMS device using an SOI wafer in accordance with a first aspect of the present invention. In drawings accompanied herewith, like elements are designated by a like reference number.
- Referring to FIG. 4, the
MEMS device 40 comprises afirst silicon layer 41, aninsulation layer 42 formed on thefirst silicon layer 41 and asecond silicon layer 43 formed on theinsulation layer 42, aprotective layer 44 formed on thesecond silicon layer 43 and a ground hole GH extending from an upper portion of theprotective layer 44 to a portion of thefirst silicon layer 41. The ground hole GH has a conductive material layer CM therein. Unexplained reference numeral SH denotes a signal hole. - The
first silicon layer 41 serves as a handle wafer, or base wafer. Theinsulation layer 42 is formed of silicon oxide. In the case that a structure in the SOI wafer is a gyroscope or accelerometer, theinsulation layer 42 serves as a sacrificial layer for providing a vacant space over which the structure may move. Thesecond silicon layer 43 is formed of silicon and has a desired structure acting as device components. Theprotective layer 44 is formed of glass material and serves as a cover to protect thesecond silicon wafer 43. - In the MEMS device in accordance with the preferred embodiment of the present invention, the ground hole GH formed in the
protective layer 44 is formed to extend to thefirst silicon layer 41 through thesecond silicon layer 43 and theinsulation layer 42. With the conductive material layer CM formed in the extended ground hole GH, a lower portion of the ground hole GH is electrically connected to thefirst silicon layer 41. - The conductive material layer CM may be formed to completely fill the ground hole GH or be a thin film formed on an inner surface of the ground hole GH. The conductive material layer CM may be formed to extend from an upper portion of the protective layer to a lower portion of the extended ground hole GH. A deposition process or a plating process may be used for forming the conductive material layer CM in the ground hole GH. This may be applied to other embodiments of the present invention to be described below.
- The bottom surface of the
first silicon layer 41 of theMEMS device 40 in accordance with the present invention is attached to a grounded surface of a printed circuit board PCB by a conductive adhesive. - A method for fabricating and grounding an MEMS device using an SOI wafer in accordance with a second aspect or a third aspect of the present invention will be described below with reference to FIG. 5. In drawings accompanied herewith, like elements are designated by a like reference number.
- FIG. 5 is a flow chart showing a method for fabricating and grounding an MEMS device in accordance with the present invention, and FIGS. 6A to6G are exemplary sectional views of an MEMS device for showing a method for fabricating and grounding an MEMS device using an SOI wafer in accordance with the present invention.
- Referring to FIG. 5 and FIG. 6A, in a first step S51, a
first silicon layer 41 serving as a handle wafer is prepared. - Referring to FIG. 5 and FIG. 6B, in a second step S52, an
insulation layer 42 acting as a sacrificial layer is formed on thefirst silicon layer 41 - Referring to FIG. 5 and FIG. 6C, in a third step S53, a
second silicon layer 43 serving as a device layer is formed on theinsulation layer 42. - At this time, with reference to FIG. 6D, the
second silicon layer 43 may have a desired structure acting as device components of an MEMS device. In FIG. 6D, a reference numeral ST denotes a slit which may not be formed during a method for fabricating and grounding an MEMS device in accordance with a first example but formed during a method in accordance with a second example. - Referring to FIG. 5 and FIG. 6E, in a fourth step S54, a
protective layer 44 serving as a cover is formed on thesecond silicon layer 43 for protecting the same. - Referring to FIG. 5 and FIG. 6F, in a fifth step S55/S56, a signal hole SH and a ground hole GH are formed in the protective layer 44 (S55) and then the ground hole GH is extended to the
first silicon layer 41 through thesecond silicon layer 43 and the insulation layer 42 (S56). This step S55/S56 will be described in further detail below. - Referring to FIG. 5 and FIG. 6G, in a sixth step S57/S58, a conductive material layer CM is formed in the ground hole GH for electrically connecting the ground hole GH to the first silicon layer 41 (S57) and a post process S58 is performed. The conductive material layer Cm may be formed to completely fill the ground hole GH or be a thin film for just coating inner surfaces of the ground hole GH. The conductive material layer CM may be formed using a deposition process or a plating process. By the post process, it is possible to achieve an enhanced adhesion between the protective layer made of glass material and the silicon layer in the ground hole GH and the signal hole SH.
- A method for fabricating and grounding an MEMS device in accordance with the second aspect of the present invention will be described below with reference to FIGS. 7A and 7B.
- FIGS. 7A and 7B illustrate sectional views of an MEMS device for showing in further detail the fifth step S55/S56 shown in FIG. 5 in accordance with a first example of the method for fabricating and grounding an MEMS device. Referring to FIG. 7A, in a first sub-step of the fifth step S55/S56, a dry film resist DFR is formed on the
protective layer 44, without covering the ground hole GH. Next, with reference to FIG. 7B, in a second sub-step of the fifth step S55/S56, the ground hole GH is extended to thefirst silicon layer 41 through thesecond silicon layer 43 and theinsulation layer 42 by etching thesecond insulation layer 43 and theinsulation layer 42 in the ground hole GH. - The fifth step S55/S56 will be described below in further detail. That is, in the first sub-step, a dry film resist DFR is formed on the
protective layer 44, without covering the ground hole GH. Next, in the second sub-step, sand power is injected into the ground hole GH, so that the ground hole GH is extended to thefirst silicon layer 41 through thesecond silicon layer 43 and theinsulation layer 42. - In other words, in accordance with the second aspect of the present invention, after the ground hole is formed, a surface of the MEMS device is machined again for enabling the ground hole GH to be connected to the handle wafer to extend to the handle wafer to be attached to a packaging member. In the fifth step S55/S56, the sand powder may be injected through sand blaster nozzles SBN provided in a sand blaster.
- That is, after the SOI wafer and a glass wafer are bonded with each other, only a ground hole is subject to machining again, so that the ground hole extends to the handle wafer. For re-machining the ground hole, a sand blaster may be used.
- In other words, on one SOI wafer, several hundreds or several thousands of ground holes are provided. Accordingly, for extending such great numbers of the ground holes to the handle wafer in a short time, the dry film resist DFR having resistance to sand blasting is applied to the SOI wafer and then patterned to open the ground holes by using a photolithography process. After the ground holes are opened, the sand power is injected into the ground hole for a predetermined period of time. During the injection of the sand power, the sand powder penetrates the device wafer and the sacrificial layer through the opened ground holes, so that the ground holes are extended to the handle wafer.
- A method for fabricating and grounding an MEMS device in accordance with a third aspect of the present invention will be described with reference to FIGS. 8A and 8B.
- FIGS. 8A and 8B are sectional views showing a method for fabricating and grounding an MEMS device in accordance with a second example of the method of the present invention. In this method according to the third aspect of the present invention, a third step S53 and a fifth step S55/S56 are different from the method according to the second aspect of the present invention and other steps are the same as the second aspect of the present invention.
- Referring to FIG. 6D, in the third step S53, a plurality of slits ST are formed in a second silicon wafer S43 at a portion where a ground hole is to be formed. In the fifth step S55/S56, a ground hole GH and a signal hole SH are formed in a
protective layer 44. After that, as shown in FIGS. 8A and 8B, the ground hole GH is extended to afirst silicon layer 41 through thesecond silicon layer 43 and theinsulation layer 42. - The slits ST may have a shape of slits or through holes.
- In brief, in accordance with the third aspect of the present invention, the slits ST are formed in the device wafer and then the MEMS device is packaged. After packaging, the ground hole is machined again, so that the ground hole is connected to the handle wafer.
- The method according to the third aspect of the present invention is simpler than the method according to the second aspect of the present invention because the DFR is not needed. As shown in FIGS. 8A and 8B, the entire surface of the MEMS device is exposed to the sand powder. Accordingly, groundwork should be laid so that a surface area exposed through the ground hole is more rapidly etched than the other surface area of the MEMS device.
- The groundwork comprises scratching or etching the device wafer at a portion where the ground hole is to be formed.
- Further, in the fifth step S55/S56, the ground hole may be extend to the handle wafer in various manners such as an etching process and a sand blasting process. In the case of using the sand blasting process, sand powder may be injected into the ground hole through sand blaster nozzles provided in a sand blaster.
- After performing the groundwork, the device wafer in the ground hole becomes brittle. As a result, when the sand blasting process is performed, the ground hole extends to the handle wafer in advance before other holes (signal hole) reach to the handle wafer. Since the sand blasting stops when the ground hole reaches to the handle wafer, the signal hole does not extend to the handle wafer. Further, when the ground hole reaches to the handle wafer, the ground hole is getting bigger in its size and thus a surface area of the protective layer (glass material) in the ground hole is enlarged. Therefore, it is possible to achieve a good adhesion of a metal layer (conductive material) to an inner surface of the ground hole so that a bonding force between the protective layer (glass material) and the silicon layer is enhanced.
- As described above, since the present invention provides an electrical connection in the ground hole from the upper surface of the glass layer (protective layer) to the handle wafer during a fabrication of the MEMS device, the handle wafer of the MEMS device in accordance with the present invention may be easily grounded through a body of the MEMS device without any additional bonding or wiring process.
- In a typical SOI wafer for fabricating an MEMS device, an insulation layer, or sacrificial layer has a thickness of several μms that is relatively thin in comparison with a thickness of a device wafer, so that the method in accordance with the present invention may be easily realized without a great deal of difficulty.
- In accordance with the present invention as described above, in the case that the MEMS device using an SOI wafer is mounted on a printed circuit board by a flip chip bonding method, a conductive layer in the MEMS device and the handle wafer may be connected to the PCB without any additional process such as a wiring or bonding process, and further the handle wafer and the conductive layer in the MEMS device may be easily electrically connected to each other. Accordingly, electrical noise reduction characteristic of the MEMS device is improved.
- Although the preferred embodiments of the present invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.
Claims (13)
1. An MEMS device using an SOI wafer, comprising:
a first silicon layer;
an insulation layer formed on the first silicon layer;
a second silicon layer formed on the insulation layer;
a protective layer formed on the second silicon layer; and
a ground hole extending from an upper portion of the protective layer to the first silicon layer and having a conductive material layer therein.
2. The MEMS device as set forth in claim 1 , wherein the second silicon layer has a predetermined structure thereon.
3. The MEMS device as set forth in claim 2 , wherein the protective layer includes a vacant space under the structure.
4. The MEMS device as set forth in claim 2 , wherein the ground hole is completely filled with the conductive material layer, whereby the ground hole is electrically connected from a lower portion thereof to an upper portion of the protective layer.
5. The MEMS device as set forth in claim 1 , wherein the conductive material is formed along an inner surface of the ground hole by using a deposition process or a plating process, whereby the ground hole is electrically connected from a lower portion thereof to an upper portion of the protective layer.
6. A method for fabricating and grounding an MEMS device using an SOI wafer, comprising:
a first step of preparing a first silicon layer;
a second step of forming an insulation layer on the first silicon layer;
a second step of forming a second silicon layer on the insulation layer;
a fourth step of forming a protective layer on the second silicon layer;
a fifth step of forming a signal hole and a ground hole in the protective layer and extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer; and
a sixth step of forming a conductive material in the ground hole.
7. The method as set forth in claim 6 , wherein the fifth step includes:
applying a dry film resist on the protective layer while uncovering the ground hole;
extending the ground hole to the first silicon layer by etching the second silicon layer and the insulation layer in the ground hole.
8. The method as set forth in claim 6 , wherein the fifth step includes:
applying a dry film resist on the protective layer while uncovering the ground hole;
extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer by injecting sand powder into the ground hole.
9. The method as set forth in claim 8 , wherein the sand powder is injected into the ground hole through sand blaster nozzles.
10. A method for fabricating and grounding an MEMS device using an SOI wafer, comprising:
a first step of preparing a first silicon layer;
a second step of forming an insulation layer on the first silicon layer;
a third step of forming a second silicon layer on the insulation layer and forming a plurality of slits and a predetermined structure on the second silicon layer, wherein the slits are formed to penetrate the second silicon layer at a location where a ground hole is to be formed;
a fourth step of forming a protective layer on the second silicon layer;
a fifth step of forming a signal hole and a ground hole in the protective layer and extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer; and
a sixth step of forming a conductive material layer in the ground hole.
11. The method as set forth in claim 10 , wherein the fifth step comprises etching the second silicon layer and the insulation layer in the ground hole, thereby extending the ground hole to the first silicon layer.
12. The method as set forth in claim 10 , wherein the fifth step comprises injecting sand power into the ground hole, thereby extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer.
13. The method as set forth in claim 12 , wherein the sand powder is injected into the ground hole through sand blaster nozzles.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/915,551 US7071016B2 (en) | 2002-11-27 | 2004-08-11 | Micro-electro mechanical systems (MEMS) device using silicon on insulator (SOI) wafer, and method of fabricating and grounding the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2002-0074503A KR100471153B1 (en) | 2002-11-27 | 2002-11-27 | Method of manufacturing and grounding micro-electro mechanical systems device using silicon on insulator wafer |
KR2002-74503 | 2002-11-27 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/915,551 Continuation US7071016B2 (en) | 2002-11-27 | 2004-08-11 | Micro-electro mechanical systems (MEMS) device using silicon on insulator (SOI) wafer, and method of fabricating and grounding the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040099909A1 true US20040099909A1 (en) | 2004-05-27 |
Family
ID=32322355
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/601,775 Abandoned US20040099909A1 (en) | 2002-11-27 | 2003-06-24 | Micro-electro mechanical systems (MEMS) device using silicon on insulator (SOI) wafer, and method of fabricating and grounding the same |
US10/915,551 Expired - Fee Related US7071016B2 (en) | 2002-11-27 | 2004-08-11 | Micro-electro mechanical systems (MEMS) device using silicon on insulator (SOI) wafer, and method of fabricating and grounding the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/915,551 Expired - Fee Related US7071016B2 (en) | 2002-11-27 | 2004-08-11 | Micro-electro mechanical systems (MEMS) device using silicon on insulator (SOI) wafer, and method of fabricating and grounding the same |
Country Status (3)
Country | Link |
---|---|
US (2) | US20040099909A1 (en) |
JP (1) | JP2005197266A (en) |
KR (1) | KR100471153B1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7202100B1 (en) * | 2004-09-03 | 2007-04-10 | Hrl Laboratories, Llc | Method of manufacturing a cloverleaf microgyroscope and cloverleaf microgyroscope |
US7232700B1 (en) * | 2004-12-08 | 2007-06-19 | Hrl Laboratories, Llc | Integrated all-Si capacitive microgyro with vertical differential sense and control and process for preparing an integrated all-Si capacitive microgyro with vertical differential sense |
EP1897122A2 (en) * | 2005-06-21 | 2008-03-12 | Freescale Semiconductor, Inc. | Substrate contact for a capped mems and method of making the substrate contact at the wafer level |
CN103449351A (en) * | 2012-05-14 | 2013-12-18 | 罗伯特·博世有限公司 | Hybrid integrated component and method for the manufacture thereof |
US9061884B1 (en) | 2012-04-24 | 2015-06-23 | Amkor Technology, Inc. | Integrated circuit with efficient MEMS architecture |
CN104986357A (en) * | 2015-05-28 | 2015-10-21 | 西北工业大学 | Silicon-based self-sealed miniature thruster and preparation method thereof |
CN105189337A (en) * | 2013-05-10 | 2015-12-23 | 株式会社村田制作所 | A microelectromechanical device and a method of manufacturing |
US20180233423A1 (en) * | 2017-02-14 | 2018-08-16 | Skyworks Solutions, Inc. | Flip-chip mounting of silicon-on-insulator die |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005342808A (en) * | 2004-05-31 | 2005-12-15 | Oki Electric Ind Co Ltd | Manufacturing method of mems device |
FR2875927B1 (en) * | 2004-09-24 | 2006-12-08 | Commissariat Energie Atomique | METHOD FOR PROTECTING AN ELECTRONIC CHIP, SELF-CHANGED ELECTRONIC CHIP AND METHOD OF MANUFACTURING THE CHIP |
US8207004B2 (en) * | 2005-01-03 | 2012-06-26 | Miradia Inc. | Method and structure for forming a gyroscope and accelerometer |
KR100613604B1 (en) * | 2005-01-31 | 2006-08-21 | 삼성전자주식회사 | Method Of Forming Floating Structure By SOI Wafer |
US7323355B2 (en) * | 2005-03-23 | 2008-01-29 | Freescale Semiconductor, Inc. | Method of forming a microelectronic device |
US20060278942A1 (en) * | 2005-06-14 | 2006-12-14 | Innovative Micro Technology | Antistiction MEMS substrate and method of manufacture |
KR100785014B1 (en) * | 2006-04-14 | 2007-12-12 | 삼성전자주식회사 | Micro-electro mechanical system device using silicon on insulator wafer and method of manufacturing the same |
KR100758641B1 (en) * | 2006-04-28 | 2007-09-13 | 재단법인서울대학교산학협력재단 | A method for fabricating a micro structure on silicon substrate with a cmos circuit, and a mems device comprising the micro structure fabricated by the same method |
TW200805682A (en) * | 2006-07-07 | 2008-01-16 | Advanced Semiconductor Eng | Method for encapsulating sensor chips |
KR100804759B1 (en) | 2006-07-20 | 2008-02-19 | 주식회사 엠에스솔루션 | Method of manufacturing mems acceleration detecting sensors and the sensors thereof |
JP2008155326A (en) * | 2006-12-25 | 2008-07-10 | Matsushita Electric Works Ltd | Semiconductor device and manufacturing method therefor |
US7858422B1 (en) | 2007-03-09 | 2010-12-28 | Silicon Labs Sc, Inc. | MEMS coupler and method to form the same |
US7816166B1 (en) | 2007-03-09 | 2010-10-19 | Silicon Labs Sc, Inc. | Method to form a MEMS structure having a suspended portion |
JP5062146B2 (en) * | 2008-11-21 | 2012-10-31 | 大日本印刷株式会社 | PHYSICAL QUANTITY SENSOR, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE |
CN101750630B (en) * | 2008-12-17 | 2013-06-05 | 鸿富锦精密工业(深圳)有限公司 | Sensing device of circuit board installation system |
US8196475B2 (en) * | 2009-03-16 | 2012-06-12 | Kavlico Corporation | Cointegrated MEMS sensor and method |
CA2815677C (en) * | 2010-11-12 | 2017-03-07 | Wm. Wrigley Jr. Company | Multi-compartment package for consumable products, and method for configuring and using such a package |
US8502327B1 (en) | 2012-01-26 | 2013-08-06 | Honeywell International Inc. | Systems and methods for conductive pillars |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6661070B2 (en) * | 2000-11-27 | 2003-12-09 | Microscan Systems, Inc. | Micromechanical and microoptomechanical structures with single crystal silicon exposure step |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6121659A (en) * | 1998-03-27 | 2000-09-19 | International Business Machines Corporation | Buried patterned conductor planes for semiconductor-on-insulator integrated circuit |
JPH11354631A (en) * | 1998-06-11 | 1999-12-24 | Nec Kansai Ltd | Semiconductor device |
KR100276429B1 (en) * | 1998-09-07 | 2000-12-15 | 정선종 | Fabricatuon method of micro vacuum structure |
JP2000156408A (en) * | 1998-11-20 | 2000-06-06 | Nec Corp | Semiconductor device and manufacture thereof |
JP2001028438A (en) * | 1999-07-13 | 2001-01-30 | Sanyo Electric Co Ltd | Semiconductor device and manufacture thereof |
CN1196175C (en) * | 2000-05-25 | 2005-04-06 | 凸版印刷株式会社 | Substrate for transfer mask, transfer mask, and method of manufacture thereof |
-
2002
- 2002-11-27 KR KR10-2002-0074503A patent/KR100471153B1/en not_active IP Right Cessation
-
2003
- 2003-06-24 US US10/601,775 patent/US20040099909A1/en not_active Abandoned
- 2003-06-26 JP JP2003182519A patent/JP2005197266A/en active Pending
-
2004
- 2004-08-11 US US10/915,551 patent/US7071016B2/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6661070B2 (en) * | 2000-11-27 | 2003-12-09 | Microscan Systems, Inc. | Micromechanical and microoptomechanical structures with single crystal silicon exposure step |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7202100B1 (en) * | 2004-09-03 | 2007-04-10 | Hrl Laboratories, Llc | Method of manufacturing a cloverleaf microgyroscope and cloverleaf microgyroscope |
US7232700B1 (en) * | 2004-12-08 | 2007-06-19 | Hrl Laboratories, Llc | Integrated all-Si capacitive microgyro with vertical differential sense and control and process for preparing an integrated all-Si capacitive microgyro with vertical differential sense |
EP1897122A2 (en) * | 2005-06-21 | 2008-03-12 | Freescale Semiconductor, Inc. | Substrate contact for a capped mems and method of making the substrate contact at the wafer level |
JP2008546553A (en) * | 2005-06-21 | 2008-12-25 | フリースケール セミコンダクター インコーポレイテッド | MEMS substrate contact with cap and method for forming the substrate contact at wafer level |
EP1897122A4 (en) * | 2005-06-21 | 2013-12-25 | Freescale Semiconductor Inc | Substrate contact for a capped mems and method of making the substrate contact at the wafer level |
US9061884B1 (en) | 2012-04-24 | 2015-06-23 | Amkor Technology, Inc. | Integrated circuit with efficient MEMS architecture |
CN103449351A (en) * | 2012-05-14 | 2013-12-18 | 罗伯特·博世有限公司 | Hybrid integrated component and method for the manufacture thereof |
TWI636001B (en) * | 2012-05-14 | 2018-09-21 | 羅伯特博斯奇股份有限公司 | Hybrid integrated component and process for its production |
CN105189337A (en) * | 2013-05-10 | 2015-12-23 | 株式会社村田制作所 | A microelectromechanical device and a method of manufacturing |
US9663352B2 (en) | 2013-05-10 | 2017-05-30 | Murata Manufacturing Co., Ltd. | Microelectromechanical device and a method of manufacturing |
CN104986357A (en) * | 2015-05-28 | 2015-10-21 | 西北工业大学 | Silicon-based self-sealed miniature thruster and preparation method thereof |
US20180233423A1 (en) * | 2017-02-14 | 2018-08-16 | Skyworks Solutions, Inc. | Flip-chip mounting of silicon-on-insulator die |
Also Published As
Publication number | Publication date |
---|---|
JP2005197266A (en) | 2005-07-21 |
KR20040046554A (en) | 2004-06-05 |
US7071016B2 (en) | 2006-07-04 |
US20050009233A1 (en) | 2005-01-13 |
KR100471153B1 (en) | 2005-03-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7071016B2 (en) | Micro-electro mechanical systems (MEMS) device using silicon on insulator (SOI) wafer, and method of fabricating and grounding the same | |
US5527741A (en) | Fabrication and structures of circuit modules with flexible interconnect layers | |
US8796059B2 (en) | Method of forming electronic device that includes forming protective package to house substrate and die attached thereto while leaving first and second active surface portions of the die exposed | |
JP4944365B2 (en) | Method for protecting an enclosed sensor structure using stacked packaging | |
US5892288A (en) | Semiconductor integrated circuit device | |
US5973391A (en) | Interposer with embedded circuitry and method for using the same to package microelectronic units | |
US20080182398A1 (en) | Varied Solder Mask Opening Diameters Within a Ball Grid Array Substrate | |
KR100818088B1 (en) | Semiconductor package and method of fabricating the same | |
US5818113A (en) | Semiconductor device | |
US20050205951A1 (en) | Flip chip bonded micro-electromechanical system (MEMS) device | |
US20030002265A1 (en) | Mems package with flexible circuit interconnect | |
US20090057885A1 (en) | Semiconductor device | |
JP2009516598A (en) | Method for producing microelectromechanical component and microelectromechanical component | |
KR950704838A (en) | TAB TESTING OF AREA ARRAY INTERCONNECTED CHIPS | |
US9735128B2 (en) | Method for incorporating stress sensitive chip scale components into reconstructed wafer based modules | |
KR20050037430A (en) | Semiconductor package device and method of formation and testing | |
KR20050095586A (en) | Electronic device and method of manufacturing same | |
TWI455265B (en) | A package structure having a micro-electromechanical element and a manufacturing method thereof | |
JP2007017199A (en) | Chip scale package and its manufacturing method | |
KR20040041158A (en) | Microstructure with movable mass | |
US5250847A (en) | Stress isolating signal path for integrated circuits | |
CN102897706B (en) | For the protection of wiring and the method and apparatus of IC-components | |
EP2047596A2 (en) | Frame and method of manufacturing assembly | |
US6429534B1 (en) | Interposer tape for semiconductor package | |
KR100511926B1 (en) | Semiconductor chip package and method for forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRO-MECHANICS CO., LTD., KOREA, REPUBL Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PARK, KYU YEON;KIM, KI HOON;REEL/FRAME:014226/0767 Effective date: 20030616 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |