US20030227401A1 - Delta-sigma modulators with improved noise performance - Google Patents
Delta-sigma modulators with improved noise performance Download PDFInfo
- Publication number
- US20030227401A1 US20030227401A1 US10/162,324 US16232402A US2003227401A1 US 20030227401 A1 US20030227401 A1 US 20030227401A1 US 16232402 A US16232402 A US 16232402A US 2003227401 A1 US2003227401 A1 US 2003227401A1
- Authority
- US
- United States
- Prior art keywords
- sampling
- input
- capacitors
- during
- common
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M3/368—Continuously compensating for, or preventing, undesired influence of physical parameters of noise other than the quantisation noise already being shaped inherently by delta-sigma modulators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/422—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
- H03M3/424—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a multiple bit one
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/436—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type
- H03M3/438—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path
- H03M3/452—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path with weighted feedforward summation, i.e. with feedforward paths from more than one filter stage to the quantiser input
Definitions
- the present invention relates in general to switched-capacitor techniques and in particular to delta-sigma modulators with improved noise performance.
- Delta-sigma modulators are particularly useful in digital to analog and analog to digital converters (DACs and ADCs). Using oversampling, the delta-sigma modulator spreads the quantization noise power across the oversampling frequency band, which is typically much greater than the input signal bandwidth. Additionally, the delta sigma modulator performs noise shaping by acting as a lowpass filter to the input signal and a highpass filter to the noise; most of the quantization noise power is thereby shifted out of the signal band.
- the typical delta sigma modulator includes a summer summing the input signal with negative feedback, a linear filter, quantizer and a feedback loop with a digital to analog converter coupling the quantizer output and the inverting input of the summer.
- the linear filter comprises a single integrator stage while the filter in a higher order modulator comprises a cascade of a corresponding number of integrator stages.
- the quantizer can be either a one-bit or a multiple-bit quantizer. Higher-order modulators have improved quantization noise transfer characteristics over those of lower order, but stability becomes a more critical design factor as the order increases.
- Switched-capacitor filters/integrators are useful in a number of applications including the integrator stages in delta sigma modulators.
- a basic differential switched-capacitor integrator samples the input signal onto sampling capacitors during the sampling (charging) phase.
- a reference voltage may also be sampled onto a reference sampling capacitors during this phase.
- the charge on the sampling capacitor is transferred at the summing node of an operational amplifier to the integrator capacitor in the amplifier feedback loop.
- the operational amplifier drives the integrator output.
- Noise performance is an important design constraint in delta-sigma modulator development. Noise can result from a number of different factors, including parasitic capacitances and timing mismatches. Hence, for applications requiring low-noise delta-sigma modulation, improved techniques for reducing noise are required.
- an integrator stage for use in a delta sigma modulator includes an operational amplifier, an integration capacitor coupling an output of the operational amplifier and a summing node at an input of the operational amplifier, and a feedback path.
- the feedback path includes first and second capacitors having first plates coupled electrically in common at a common plate node and switching circuitry for sampling selected reference voltages onto second plates of the capacitors during a sampling phase.
- the integrator stage further includes a switch for selectively coupling the common plate node and the summing node during an integration phase.
- FIG. 1 is a high level functional block diagram of an analog to digital converter suitable for illustrating the application of the inventive principles
- FIG. 2 is a functional block diagram of an exemplary 5 th order delta-sigma modulator suitable for use in circuits and systems such as the analog to digital converter shown in FIG. 1;
- FIG. 3A is a more detailed functional block diagram of the first integrator stage and integral multiple-bit DAC shown in FIG. 2;
- FIG. 3B is a more detailed functional block diagram of the integral multiple-bit DAC shown in FIG. 3A;
- FIG. 3C is a conceptual diagram of one of the switches of FIG. 3B showing representative parasitic capacitances.
- FIG. 4 is a timing diagram illustrating the operation of the deltasigma modulator of FIG. 2.
- FIG. 1 is a high-level functional block diagram of a single-chip audio analog-to-digital (A/D) 100 suitable for practicing the principles of the present invention.
- A/D converter 100 is only one of a number of possible applications employing delta-sigma data converters.
- Other examples include digital to analog converters (DACs) and Codecs.
- A/D converter 100 includes two conversion paths for converting left and right channel analog audio data respectively received at left and right analog differential inputs AINL+/ ⁇ and AINR+/ ⁇ .
- the analog inputs are each passed through an input gain stage 101 a - 101 b and then to a delta-sigma analog to a digital converter (ADC) 200 a - 200 b , which will be described in detail in conjunction with FIG. 2.
- ADC digital converter
- the digital outputs of delta-sigma ADCs 200 a - 200 b are passed through a decimation filter 107 , which reduces the sample rate, and a low pass filter 108 .
- Delta sigma ADCs 200 a - 200 b sample the analog signal at the oversampling rate and output digital data, in either single-bit or multiple-bit form depending on the quantization, at the oversampling rate.
- the resulting quantization noise is shaped and generally shifted to frequencies above the audio band.
- the resulting left and right channel digital audio data are output through a single serial port SDOUT of serial output interface 109 , timed with serial clock SCLK and left-right clock LRCLK in accordance with the Digital Interface Format (DIF).
- the SCLK and LRCLK clocks can be generated externally and input to converter 100 or can be generated on-chip, along with the associated data, in response to a received master clock MCLK.
- FIG. 2 is an exemplary 5th order delta-sigma modulator 200 comprising an input summer 201 and five (5) integrator stages 202 a - 202 e .
- Delta sigma modulator 200 is a weighted feed-forward design in which the outputs of each of the integrator stages are passed through a gain stage (amplifier) 203 a - 203 e to an output summer 204 .
- Amplifiers 203 a - 203 e allow the outputs of the integrator stages to be weighted at the summer 204 input.
- the output from summer 204 is quantized by a multiple-bit quantizer 205 , which generates the multiple-bit digital output signal.
- the output from quantizer 205 is fedback to the inverting input of summer 201 through dynamic element matching (DEM) circuitry 206 and multiple-bit digital to analog converter (DAC) 207 .
- DEM dynamic element matching
- DAC digital to analog converter
- FIG. 2 also shows an additional feed-forward path, including amplifier 208 , between modulator input 210 and summer 204 .
- the gain of amplifier stage 208 is preferably:
- Gain (1/Quantizer gain)*(1/Multi-Bit DAC gain)
- this additional feed-forward path is to cancel as much of the input signal energy from the delta-sigma loop as possible. Consequently, most of the noise within the modulator will be quantization noise.
- the design constraints on the sub-circuits within modulator 200 can be relaxed.
- the first integrator stage 202 a is typically the major contributor to the noise performance of the entire modulator.
- This feed-forward technique results in less signal energy at the output of the first integrator stage and hence such parameters as the stage opamp DC gain can be reduced. In turn, the power consumption of the device as well as the die size can be reduced.
- FIG. 3A is an electrical schematic diagram of an integral switched-capacitor summer—DAC—integrator circuit 300 corresponding to first integrator stage 202 a , summer 204 and DAC 207 of delta sigma modulator 200 .
- DAC integral switched-capacitor summer
- Switched capacitor integrator 300 generally operates in two nonoverlapping Phases ⁇ 1 and ⁇ 2 .
- the timing of Phases ⁇ 1 and ⁇ 2 is shown in FIG. 4.
- Delayed Phases ⁇ 1d and ⁇ 2d are delayed versions of Phases ⁇ 1 and ⁇ 2 .
- each delayed phase is composed of rough (R) and fine (F) subphases (Subphases ⁇ 1dR , ⁇ 1dF , ⁇ 2dR , ⁇ 2dF ).
- a double sampling technique is utilized to sample the input signal V IN and/or the reference signal V REF .
- the input plate of the each sampling capacitor is coupled to either V IN or V REF during ⁇ 1 sampling with a given polarity.
- the charge on each sampling capacitor input plate is then forced to the opposite plate by reversing the polarity of the corresponding voltage at that input plate.
- switches 304 a - 304 b close during Phase ⁇ 1 During Delayed Phase ⁇ 1d switches 301 a - 301 d and 304 a - 304 b close and the differential input voltage V IN is sampled onto input sampling capacitors (C IN ) 303 a - 303 b . Switches 302 a - 302 d and 305 a - 305 b are open during Phase ⁇ 1 .
- Phase ⁇ 1 the reference voltage is sampled by DAC 207 for presentation to summing nodes A and B.
- Two data paths of an n-bit DAC operating in response to digital bits and their complements (D and/D) from DEM circuitry 206 are shown in further detail FIG. 3B for reference.
- the differential reference signal V REF is sampled onto reference sampling capacitors (C REF ) 306 a - 306 b for each path by switches 307 a - 307 d and 304 a - 304 b (FIG. 3A).
- Switches 309 a - 309 d are open during Phase ⁇ 1 .
- Switches 310 a - 310 d for each path under the control of complementary bits Dx and /Dx, couple or cross-couple the input plates of reference sampling capacitors C REF 306 a - 306 b to the common plate (charge sharing) nodes A and B (where x is the index for the corresponding bit/reference sampling path from 0 to n from the quantizer and DEM circuitry).
- the configuration of switches 310 a - 310 d for a given reference sampling path sets the polarity of the voltage at the input plates of capacitors 306 a - 306 b.
- Phase ⁇ 2 the sampling switches reverse their configuration with switches 302 a - 302 d closing and switches 301 a - 301 d and 304 a - 304 d opening for the input signal path.
- switches 307 a - 307 d open and switches 309 a - 309 d close.
- the charge on the input plates of capacitors C IN and C REF is forced to the output (top) plates and common plate (charge sharing) nodes A and B.
- switches 305 a - 305 b close to transfer the charge at common nodes A and B from the top plates of reference sampling capacitors C IN and C REF to the the summing nodes at the inverting ( ⁇ ) and non-inverting (+) inputs of opamp 312 (the summing nodes) and integrator capacitors (C 1 ) 313 a - 313 b.
- the preferred integrator 300 operates in rough and fine subphases.
- the input plates of sampling capacitors C IN and C REF are driven by rough buffers 314 a - 314 d and 315 a - 315 d which provide an increased charging current.
- input plates P are brought to their full sampling voltage during Delayed Fine Subphase ⁇ 1dF by direct coupling to the corresponding input or reference voltage.
- rough buffers 314 and 315 provide increased drive during Rough Delayed Subphase ⁇ 2dR to rapidly slew the voltage on capacitor input plates P towards the opposite voltage to transfer the sampled charge to the top plates P′ and integration capacitors C 1 .
- the charge transfer is completed during Delayed Fine Subphase ⁇ 2dF by direct coupling of the input and reference capacitor (C IN and C REF ) input plates P to the appropriate input.
- DAC switches 310 are disposed in front of reference capacitor 306 of each reference path. In other words, switch 310 switches the charge at the input plates P of capacitors C REF . This is in contrast to conventional designs in which the charge summing is done at output or top plates P′.
- the top plates of corresponding reference capacitors 306 a and 306 b is preferably either fabricated in common or tied together. This feature is shown generally in FIG. 3B by lines 311 a - 311 b represent the commonality of all top plates P′ of reference capacitors 306 a (lines 311 a ) and the commonality of all top plates P′ of reference capacitors 306 b (lines 311 b ).
- FIG. 3C is a conceptual schematic diagram of one switch 310 illustrating the gate—source parasitic capacitance C GS and the gate—drain parasitic capacitance C GD .
- Control signals Dx and /Dx coming from the quantizer 205 and DEM 206 circuitry, are independent of the modulator input signal.
- parasitic capacitances C GS and C GD charge and discharge independent of the input signal. If this charge were to be coupled into the integration capacitors C I , non-linearities would appear in the opamp 312 output and consequently in the entire system in general.
- switches 310 are isolated from the summing nodes A and B such that non-linearities are not introduced by the parasitic capacitances of switches 310 .
- control signals Dx and /Dx are set before the start of the current ⁇ 1 .
- control signals Dx and /Dx are preferably generated during ⁇ 2 of the prior cycle. This timing allows Dx and /Dx to propagate from the quantizer 206 outputs and through DEM circuitry 207 to switches 310 before the rising edge of Phase ⁇ 1 of the current cycle.
- FIG. 3B One advantage of the configuration of FIG. 3B is its ability to cancel charge at the common plate (charge sharing) nodes A and B. In an ideal delta-sigma modulator the input signal charge and feedback charge at nodes A and B cancel such that only a small quantization noise charge is transferred onto integration capacitors C I . In actual practice however, if the two charges do not reach the summing nodes at or approximately the same time, then a large input signal or feedback signal charge will be transferred onto the integration capacitors. If this event occurs, a large signal swing will appear at the opamp outputs.
- modulator 200 In contrast to conventional modulator topologies, in modulator 200 the input signal and feedback charges are summed at common nodes A and B. which are disposed in front of summing switches 305 . Consequently, during ⁇ 1 the charges from the input and reference capacitors and C IN and C REF are shared at Nodes A and B before summing switches 305 close and the charge is transferred to the summing nodes at the operational amplifier inputs. As indicated above, during Phase ⁇ 2 the charge from all paths are switched to charge sharing nodes A and B. This timing allows input and feedback charge from capacitors C IN and C REF to cancel at nodes A and B such that only a small quantization noise charge is transferred to the opamp inputs during Phase 2 delayed ( ⁇ 2d ) when switches 305 close.
- nodes A and B for the first integrator stage are disconnected from the signal inputs V IN+ and V IN ⁇ prior to disconnection of the signal feed-forward path.
- the input signal feedforward path is preferably disconnected from the modulator inputs shortly after the quantizer comparison operation. The advantage of taking these steps is the minimization of unwanted sampling of signals caused by descriptions of the feedforward path. Additionally, the feedforward path provides a possible link between the input signal and internal quantization noise. Hence attention must be paid to the design of the feedforward path to avoid possible dilution of the input signal.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates in general to switched-capacitor techniques and in particular to delta-sigma modulators with improved noise performance.
- 2. Description of the Related Art
- Delta-sigma modulators are particularly useful in digital to analog and analog to digital converters (DACs and ADCs). Using oversampling, the delta-sigma modulator spreads the quantization noise power across the oversampling frequency band, which is typically much greater than the input signal bandwidth. Additionally, the delta sigma modulator performs noise shaping by acting as a lowpass filter to the input signal and a highpass filter to the noise; most of the quantization noise power is thereby shifted out of the signal band.
- The typical delta sigma modulator includes a summer summing the input signal with negative feedback, a linear filter, quantizer and a feedback loop with a digital to analog converter coupling the quantizer output and the inverting input of the summer. In a first order modulator, the linear filter comprises a single integrator stage while the filter in a higher order modulator comprises a cascade of a corresponding number of integrator stages. The quantizer can be either a one-bit or a multiple-bit quantizer. Higher-order modulators have improved quantization noise transfer characteristics over those of lower order, but stability becomes a more critical design factor as the order increases.
- Switched-capacitor filters/integrators are useful in a number of applications including the integrator stages in delta sigma modulators. Generally, a basic differential switched-capacitor integrator samples the input signal onto sampling capacitors during the sampling (charging) phase. A reference voltage may also be sampled onto a reference sampling capacitors during this phase. During the following dump phase, the charge on the sampling capacitor is transferred at the summing node of an operational amplifier to the integrator capacitor in the amplifier feedback loop. The operational amplifier drives the integrator output.
- Noise performance is an important design constraint in delta-sigma modulator development. Noise can result from a number of different factors, including parasitic capacitances and timing mismatches. Hence, for applications requiring low-noise delta-sigma modulation, improved techniques for reducing noise are required.
- Circuits and methods according to the inventive principles are particularly useful in improving the performance of delta sigma modulators, such as those used in digital to analog and analog to digital converters. a corresponding capacitor during a sampling phase. According to one particular embodiment, an integrator stage is disclosed for use in a delta sigma modulator includes an operational amplifier, an integration capacitor coupling an output of the operational amplifier and a summing node at an input of the operational amplifier, and a feedback path. The feedback path includes first and second capacitors having first plates coupled electrically in common at a common plate node and switching circuitry for sampling selected reference voltages onto second plates of the capacitors during a sampling phase. The integrator stage further includes a switch for selectively coupling the common plate node and the summing node during an integration phase.
- Among the many advantages afforded by the application of the inventive concepts are improved noise performance and a relaxation in the design constraints on the modulator integrator stages. By isolating the reference path feedback switches from the summing nodes during sampling, non-linearities caused by parasitic capacitances of those switches can be avoided. Additionally, techniques are disclosed for implementing signal energy cancellation within the delta-sigma loop thereby reducing the in-loop noise to small amounts of quantization noise.
- For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
- FIG. 1 is a high level functional block diagram of an analog to digital converter suitable for illustrating the application of the inventive principles;
- FIG. 2 is a functional block diagram of an exemplary 5th order delta-sigma modulator suitable for use in circuits and systems such as the analog to digital converter shown in FIG. 1;
- FIG. 3A is a more detailed functional block diagram of the first integrator stage and integral multiple-bit DAC shown in FIG. 2;
- FIG. 3B is a more detailed functional block diagram of the integral multiple-bit DAC shown in FIG. 3A;
- FIG. 3C is a conceptual diagram of one of the switches of FIG. 3B showing representative parasitic capacitances; and
- FIG. 4 is a timing diagram illustrating the operation of the deltasigma modulator of FIG. 2.
- The principles of the present invention and their advantages are best understood by referring to the illustrated embodiment depicted in FIG. 1-4 of the drawings in which like numbers designate like parts.
- FIG. 1 is a high-level functional block diagram of a single-chip audio analog-to-digital (A/D)100 suitable for practicing the principles of the present invention. A/
D converter 100 is only one of a number of possible applications employing delta-sigma data converters. Other examples include digital to analog converters (DACs) and Codecs. - A/
D converter 100 includes two conversion paths for converting left and right channel analog audio data respectively received at left and right analog differential inputs AINL+/− and AINR+/−. The analog inputs are each passed through an input gain stage 101 a-101 b and then to a delta-sigma analog to a digital converter (ADC) 200 a-200 b, which will be described in detail in conjunction with FIG. 2. The digital outputs of delta-sigma ADCs 200 a-200 b are passed through a decimation filter 107, which reduces the sample rate, and a low pass filter 108.Delta sigma ADCs 200 a-200 b sample the analog signal at the oversampling rate and output digital data, in either single-bit or multiple-bit form depending on the quantization, at the oversampling rate. The resulting quantization noise is shaped and generally shifted to frequencies above the audio band. - The resulting left and right channel digital audio data are output through a single serial port SDOUT of
serial output interface 109, timed with serial clock SCLK and left-right clock LRCLK in accordance with the Digital Interface Format (DIF). The SCLK and LRCLK clocks can be generated externally and input toconverter 100 or can be generated on-chip, along with the associated data, in response to a received master clock MCLK. - FIG. 2 is an exemplary 5th order delta-
sigma modulator 200 comprising aninput summer 201 and five (5) integrator stages 202 a-202 e. Delta sigma modulator 200 is a weighted feed-forward design in which the outputs of each of the integrator stages are passed through a gain stage (amplifier) 203 a-203 e to anoutput summer 204.Amplifiers 203 a-203 e allow the outputs of the integrator stages to be weighted at thesummer 204 input. The output fromsummer 204 is quantized by a multiple-bit quantizer 205, which generates the multiple-bit digital output signal. Additionally, the output fromquantizer 205 is fedback to the inverting input ofsummer 201 through dynamic element matching (DEM)circuitry 206 and multiple-bit digital to analog converter (DAC) 207. (A 5th order feed-forward design was selected for discussion purposes; in actual implementation; the order as well as the configuration of the modulator will vary. A general discussion of delta-sigma modulator topologies can be found in the literature, for example, in Norsworthy et al., Delta-Sigma Data Converters, Theory, Design and Simulation, IEEE Press, 1996). - FIG. 2 also shows an additional feed-forward path, including
amplifier 208, betweenmodulator input 210 andsummer 204. The gain ofamplifier stage 208 is preferably: - Gain=(1/Quantizer gain)*(1/Multi-Bit DAC gain)
- The purpose of this additional feed-forward path is to cancel as much of the input signal energy from the delta-sigma loop as possible. Consequently, most of the noise within the modulator will be quantization noise. In turn, the design constraints on the sub-circuits within
modulator 200 can be relaxed. For example, thefirst integrator stage 202 a is typically the major contributor to the noise performance of the entire modulator. This feed-forward technique results in less signal energy at the output of the first integrator stage and hence such parameters as the stage opamp DC gain can be reduced. In turn, the power consumption of the device as well as the die size can be reduced. - FIG. 3A is an electrical schematic diagram of an integral switched-capacitor summer—DAC—
integrator circuit 300 corresponding tofirst integrator stage 202 a,summer 204 andDAC 207 ofdelta sigma modulator 200. Generally, the design of the first integrator stage of a delta-sigma modulator is the most critical to setting the distortion performance and therefore will be the focus of the following discussion. However the concepts discussed below are useful in a number of switched capacitor applications, including various delayed and undelayed switched capacitor integrators. - Switched
capacitor integrator 300 generally operates in two nonoverlapping Phases φ1 and φ2. The timing of Phases φ1 and φ2 is shown in FIG. 4. Delayed Phases φ1d and φ2d are delayed versions of Phases φ1 and φ2. As will be discussed further, in the preferred embodiment each delayed phase is composed of rough (R) and fine (F) subphases (Subphases φ1dR, φ1dF, φ2dR, φ2dF). Additionally, in the illustrated embodiment, a double sampling technique is utilized to sample the input signal VIN and/or the reference signal VREF. For double sampling, the input plate of the each sampling capacitor is coupled to either VIN or VREF during φ1 sampling with a given polarity. During φ2 integration, the charge on each sampling capacitor input plate is then forced to the opposite plate by reversing the polarity of the corresponding voltage at that input plate. - In the general case, switches304 a-304 b close during Phase φ1 During Delayed Phase φ1d switches 301 a-301 d and 304 a-304 b close and the differential input voltage VIN is sampled onto input sampling capacitors (CIN) 303 a-303 b. Switches 302 a-302 d and 305 a-305 b are open during Phase φ1.
- Also during Phase φ1 the reference voltage is sampled by
DAC 207 for presentation to summing nodes A and B. Two data paths of an n-bit DAC operating in response to digital bits and their complements (D and/D) fromDEM circuitry 206 are shown in further detail FIG. 3B for reference. - Generally during Phase φ1, the differential reference signal VREF is sampled onto reference sampling capacitors (CREF) 306 a-306 b for each path by switches 307 a-307 d and 304 a-304 b (FIG. 3A). Switches 309 a-309 d (FIG. 3A) are open during Phase φ1.
Switches 310 a-310 d for each path, under the control of complementary bits Dx and /Dx, couple or cross-couple the input plates of reference sampling capacitors CREF 306 a-306 b to the common plate (charge sharing) nodes A and B (where x is the index for the corresponding bit/reference sampling path from 0 to n from the quantizer and DEM circuitry). In other words, the configuration ofswitches 310 a-310 d for a given reference sampling path sets the polarity of the voltage at the input plates of capacitors 306 a-306 b. - During Phase φ2 the sampling switches reverse their configuration with switches 302 a-302 d closing and switches 301 a-301 d and 304 a-304 d opening for the input signal path. For the reference path, switches 307 a-307 d open and switches 309 a-309 d close. The charge on the input plates of capacitors CIN and CREF is forced to the output (top) plates and common plate (charge sharing) nodes A and B. During Delayed Phase φ2d switches 305 a-305 b close to transfer the charge at common nodes A and B from the top plates of reference sampling capacitors CIN and CREF to the the summing nodes at the inverting (−) and non-inverting (+) inputs of opamp 312 (the summing nodes) and integrator capacitors (C1) 313 a-313 b.
- As previously noted, the
preferred integrator 300 operates in rough and fine subphases. During Rough Delayed Subphase φ1dR, the input plates of sampling capacitors CIN and CREF are driven by rough buffers 314 a-314 d and 315 a-315 d which provide an increased charging current. Subsequently, input plates P are brought to their full sampling voltage during Delayed Fine Subphase φ1dF by direct coupling to the corresponding input or reference voltage. More importantly, rough buffers 314 and 315 provide increased drive during Rough Delayed Subphase φ2dR to rapidly slew the voltage on capacitor input plates P towards the opposite voltage to transfer the sampled charge to the top plates P′ and integration capacitors C1. The charge transfer is completed during Delayed Fine Subphase φ2dF by direct coupling of the input and reference capacitor (CIN and CREF) input plates P to the appropriate input. - According to the inventive concepts, DAC switches310 are disposed in front of reference capacitor 306 of each reference path. In other words, switch 310 switches the charge at the input plates P of capacitors CREF. This is in contrast to conventional designs in which the charge summing is done at output or top plates P′.
- With
switches 310 disposed in front of reference capacitors CREF, the top plates ofcorresponding reference capacitors reference capacitors 306 a (lines 311 a) and the commonality of all top plates P′ ofreference capacitors 306 b (lines 311 b). - FIG. 3C is a conceptual schematic diagram of one
switch 310 illustrating the gate—source parasitic capacitance CGS and the gate—drain parasitic capacitance CGD. Control signals Dx and /Dx, coming from thequantizer 205 andDEM 206 circuitry, are independent of the modulator input signal. Hence, when switches 310 turn on and off, parasitic capacitances CGS and CGD charge and discharge independent of the input signal. If this charge were to be coupled into the integration capacitors CI, non-linearities would appear in theopamp 312 output and consequently in the entire system in general. With the configuration of FIG. 3B however, switches 310 are isolated from the summing nodes A and B such that non-linearities are not introduced by the parasitic capacitances ofswitches 310. - The configuration of
switches 310 by control signals Dx and /Dx is set before the start of the current φ1. In order for this “decision” to be made in sufficient time, control signals Dx and /Dx are preferably generated during φ2 of the prior cycle. This timing allows Dx and /Dx to propagate from thequantizer 206 outputs and throughDEM circuitry 207 toswitches 310 before the rising edge of Phase φ1 of the current cycle. - One advantage of the configuration of FIG. 3B is its ability to cancel charge at the common plate (charge sharing) nodes A and B. In an ideal delta-sigma modulator the input signal charge and feedback charge at nodes A and B cancel such that only a small quantization noise charge is transferred onto integration capacitors CI. In actual practice however, if the two charges do not reach the summing nodes at or approximately the same time, then a large input signal or feedback signal charge will be transferred onto the integration capacitors. If this event occurs, a large signal swing will appear at the opamp outputs.
- In contrast to conventional modulator topologies, in
modulator 200 the input signal and feedback charges are summed at common nodes A and B. which are disposed in front of summing switches 305. Consequently, during φ1 the charges from the input and reference capacitors and CIN and CREF are shared at Nodes A and B before summing switches 305 close and the charge is transferred to the summing nodes at the operational amplifier inputs. As indicated above, during Phase φ2 the charge from all paths are switched to charge sharing nodes A and B. This timing allows input and feedback charge from capacitors CIN and CREF to cancel at nodes A and B such that only a small quantization noise charge is transferred to the opamp inputs duringPhase 2 delayed (φ2d) when switches 305 close. - Preferably, nodes A and B for the first integrator stage are disconnected from the signal inputs VIN+ and VIN− prior to disconnection of the signal feed-forward path. Moreover, the input signal feedforward path is preferably disconnected from the modulator inputs shortly after the quantizer comparison operation. The advantage of taking these steps is the minimization of unwanted sampling of signals caused by descriptions of the feedforward path. Additionally, the feedforward path provides a possible link between the input signal and internal quantization noise. Hence attention must be paid to the design of the feedforward path to avoid possible dilution of the input signal.
- Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (27)
Priority Applications (12)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/162,324 US6670902B1 (en) | 2002-06-04 | 2002-06-04 | Delta-sigma modulators with improved noise performance |
DE60330581T DE60330581D1 (en) | 2002-06-04 | 2003-04-01 | DELTA SIGMA MODULATORS WITH IMPROVED NOISE EFFICIENCY |
AT03726157T ATE452468T1 (en) | 2002-06-04 | 2003-04-01 | DELTA-SIGMA MODULATORS WITH IMPROVED NOISE PERFORMANCE |
PCT/US2003/009780 WO2003105348A1 (en) | 2002-06-04 | 2003-04-01 | Delta - sigma modulators with improved noise performance |
JP2004512295A JP3983247B2 (en) | 2002-06-04 | 2003-04-01 | Delta-sigma modulator with improved noise characteristics |
EP03726157A EP1550221B1 (en) | 2002-06-04 | 2003-04-01 | Delta - sigma modulators with improved noise performance |
AU2003228408A AU2003228408A1 (en) | 2002-06-04 | 2003-04-01 | Delta - sigma modulators with improved noise performance |
EP06125016A EP1755226A3 (en) | 2002-06-04 | 2003-04-01 | Delta - sigma modulators with improved noise performance |
US10/643,127 US6873276B2 (en) | 2002-06-04 | 2003-08-18 | Delta-sigma modulators with improved noise performance |
US11/087,234 US6956514B1 (en) | 2002-06-04 | 2005-03-23 | Delta-sigma modulators with improved noise performance |
JP2006282025A JP2007014034A (en) | 2002-06-04 | 2006-10-16 | Delta-sigma modulator with improved noise performance |
JP2006282024A JP4528292B2 (en) | 2002-06-04 | 2006-10-16 | Delta-sigma modulator with improved noise characteristics |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/162,324 US6670902B1 (en) | 2002-06-04 | 2002-06-04 | Delta-sigma modulators with improved noise performance |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/643,127 Continuation US6873276B2 (en) | 2002-06-04 | 2003-08-18 | Delta-sigma modulators with improved noise performance |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030227401A1 true US20030227401A1 (en) | 2003-12-11 |
US6670902B1 US6670902B1 (en) | 2003-12-30 |
Family
ID=29709820
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/162,324 Expired - Lifetime US6670902B1 (en) | 2002-06-04 | 2002-06-04 | Delta-sigma modulators with improved noise performance |
US10/643,127 Expired - Lifetime US6873276B2 (en) | 2002-06-04 | 2003-08-18 | Delta-sigma modulators with improved noise performance |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/643,127 Expired - Lifetime US6873276B2 (en) | 2002-06-04 | 2003-08-18 | Delta-sigma modulators with improved noise performance |
Country Status (7)
Country | Link |
---|---|
US (2) | US6670902B1 (en) |
EP (2) | EP1755226A3 (en) |
JP (3) | JP3983247B2 (en) |
AT (1) | ATE452468T1 (en) |
AU (1) | AU2003228408A1 (en) |
DE (1) | DE60330581D1 (en) |
WO (1) | WO2003105348A1 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090066549A1 (en) * | 2004-04-09 | 2009-03-12 | Audioasics A/S | Sigma delta modulator |
US8643524B1 (en) * | 2012-09-27 | 2014-02-04 | Cirrus Logic, Inc. | Feed-forward analog-to-digital converter (ADC) with a reduced number of amplifiers and feed-forward signal paths |
US20140055676A1 (en) * | 2012-08-27 | 2014-02-27 | Sony Corporation | Delta-sigma a/d converter, limiter circuit and television receiver |
JP2016003924A (en) * | 2014-06-16 | 2016-01-12 | 旭化成エレクトロニクス株式会社 | Hall sensor and hall electromotive force detecting method |
US20160336946A1 (en) * | 2015-05-14 | 2016-11-17 | Mediatek Inc. | Continuous time delta sigma modulator, analog to digital converter and associated compensation method |
US10020818B1 (en) | 2016-03-25 | 2018-07-10 | MY Tech, LLC | Systems and methods for fast delta sigma modulation using parallel path feedback loops |
US10367522B2 (en) | 2016-11-21 | 2019-07-30 | MY Tech, LLC | High efficiency power amplifier architectures for RF applications |
US10530372B1 (en) | 2016-03-25 | 2020-01-07 | MY Tech, LLC | Systems and methods for digital synthesis of output signals using resonators |
US20220091167A1 (en) * | 2019-01-29 | 2022-03-24 | Sentec Ltd | Electricity meter |
US11933919B2 (en) | 2022-02-24 | 2024-03-19 | Mixed-Signal Devices Inc. | Systems and methods for synthesis of modulated RF signals |
Families Citing this family (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6831577B1 (en) * | 2001-02-02 | 2004-12-14 | Sonion A/S | Sigma delta modulator having enlarged dynamic range due to stabilized signal swing |
US6670902B1 (en) * | 2002-06-04 | 2003-12-30 | Cirrus Logic, Inc. | Delta-sigma modulators with improved noise performance |
EP1437827A1 (en) * | 2003-01-10 | 2004-07-14 | STMicroelectronics N.V. | Power amplification device, in particular for a cellular mobile phone |
US7199738B2 (en) * | 2003-03-28 | 2007-04-03 | Siemens Medical Solutions Usa, Inc. | Sigma delta beamformer and method with reduced artifact |
DE10341063B4 (en) * | 2003-09-05 | 2009-07-16 | Infineon Technologies Ag | Feedforward filter circuit |
US7400284B1 (en) * | 2004-03-29 | 2008-07-15 | Cirrus Logic, Inc. | Low noise data conversion circuits and methods and systems using the same |
US7142144B1 (en) * | 2005-05-19 | 2006-11-28 | Ami Semiconductor, Inc. | Low power sigma delta modulator |
US7321325B2 (en) * | 2005-07-07 | 2008-01-22 | Realtek Semiconductor Corp. | Background calibration of continuous-time delta-sigma modulator |
US7324028B2 (en) * | 2005-09-23 | 2008-01-29 | Realtek Semiconductor Corp. | Self-calibrating continuous-time delta-sigma modulator |
US7277032B2 (en) * | 2005-10-21 | 2007-10-02 | Realtek Semiconductor Corp. | Low-pass filter based delta-sigma modulator |
TWI281322B (en) * | 2005-11-29 | 2007-05-11 | Alpha Imaging Technology Corp | Digital analog converter apparatus and digital analog converter thereof |
CN101322315B (en) * | 2005-12-05 | 2012-03-28 | Nxp股份有限公司 | Feedforward sigma-delta ad converter with an optimized built-in filter function |
US7167119B1 (en) * | 2005-12-20 | 2007-01-23 | Cirrus Logic, Inc. | Delta-sigma modulators with double sampling input networks and systems using the same |
TWI318508B (en) * | 2006-04-19 | 2009-12-11 | Realtek Semiconductor Corp | Sigma-delta modulator |
JP2008028855A (en) * | 2006-07-24 | 2008-02-07 | Renesas Technology Corp | Semiconductor integrated circuit device |
US7298308B1 (en) | 2006-09-11 | 2007-11-20 | Cirrus Logic, Inc. | Delta-sigma modulator having predictive-controlled power consumption |
US7423567B2 (en) | 2006-09-12 | 2008-09-09 | Cirrus Logic, Inc. | Analog-to-digital converter (ADC) having a reduced number of quantizer output levels |
US7375666B2 (en) * | 2006-09-12 | 2008-05-20 | Cirrus Logic, Inc. | Feedback topology delta-sigma modulator having an AC-coupled feedback path |
US7446687B2 (en) * | 2006-10-27 | 2008-11-04 | Realtek Semiconductor Corp. | Method and apparatus to reduce internal circuit errors in a multi-bit delta-sigma modulator |
US7786912B2 (en) * | 2006-12-01 | 2010-08-31 | Intersil Americas Inc. | Sigma delta converter system and method |
US8779956B2 (en) | 2006-12-01 | 2014-07-15 | Intersil Americas Inc. | Sigma-delta converter system and method |
US8704581B2 (en) * | 2007-04-23 | 2014-04-22 | Qualcomm Incorporated | Switched capacitor integration and summing circuits |
WO2008151265A1 (en) * | 2007-06-05 | 2008-12-11 | Analog Devices, Inc. | Cross-coupled switched capacitor circuit with a plurality of branches |
US7705757B2 (en) * | 2007-11-30 | 2010-04-27 | Analog Devices, Inc. | Gain matching method and system for single bit gain ranging analog-to-digital converter |
US7903010B1 (en) * | 2009-08-31 | 2011-03-08 | Cirrus Logic, Inc. | Delta-sigma analog-to-digital converter (ADC) having a serialized quantizer output |
JP5469134B2 (en) * | 2010-08-04 | 2014-04-09 | 旭化成エレクトロニクス株式会社 | Adder embedded dynamic preamplifier |
US8736473B2 (en) * | 2010-08-16 | 2014-05-27 | Nxp, B.V. | Low power high dynamic range sigma-delta modulator |
US8319550B2 (en) | 2011-01-18 | 2012-11-27 | Freescale Semiconductor, Inc. | Switched-capacitor programmable-gain amplifier |
US8779957B2 (en) | 2012-08-02 | 2014-07-15 | Qualcomm Incorporated | Low distortion feed-forward delta-sigma modulator |
US8970415B2 (en) * | 2013-03-11 | 2015-03-03 | Microchip Technology Incorporated | Multi-level capacitive DAC |
US8970416B2 (en) * | 2013-03-11 | 2015-03-03 | Microchip Technology Incorporated | 4N+1 level capacitive DAC using N capacitors |
US9411987B2 (en) | 2014-08-18 | 2016-08-09 | Qualcomm Incorporated | Low noise and low power passive sampling network for a switched-capacitor ADC with a slow reference generator |
US9628103B2 (en) | 2015-03-05 | 2017-04-18 | Qualcomm Incorporated | Multi-mode discrete-time delta-sigma modulator power optimization using split-integrator scheme |
US10103744B1 (en) * | 2017-04-12 | 2018-10-16 | Analog Devices Global | Power scaling a continuous-time delta sigma modulator |
EP3407499A1 (en) | 2017-05-24 | 2018-11-28 | ams AG | Integrator circuit for use in a sigma-delta modulator |
EP3407498A1 (en) | 2017-05-24 | 2018-11-28 | ams AG | A multi-level capacitive digital-to-analog converter for use in a sigma-delta modulator |
US10461771B2 (en) * | 2018-03-20 | 2019-10-29 | Texas Instruments Incorporated | Sigma-delta analog-to-digital converter with multiple counters |
US11231732B1 (en) | 2020-07-07 | 2022-01-25 | Cirrus Logic, Inc. | Pre-charge management for power-managed voltage references |
US11223368B1 (en) | 2020-10-02 | 2022-01-11 | Cirrus Logic, Inc. | Inter-channel crosstalk and non-linearity reduction in double-sampled switched-capacitor delta-sigma data converters |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01204528A (en) * | 1988-02-10 | 1989-08-17 | Fujitsu Ltd | A/d converter |
US5079550A (en) * | 1989-10-27 | 1992-01-07 | Crystal Semiconductor Corporation | Combining continuous time and discrete time signal processing in a delta-sigma modulator |
GB2252829B (en) * | 1991-02-15 | 1994-10-19 | Crystal Semiconductor Corp | Method and apparatus for decreasing the interference and noise sensitivity of a ratiometric converter type of circuit |
GB2256551B (en) * | 1991-06-06 | 1996-01-24 | Crystal Semiconductor Corp | Switched capacitor integrator with chopper stabilisation performed at the sampling rate |
US5495200A (en) * | 1993-04-06 | 1996-02-27 | Analog Devices, Inc. | Double sampled biquad switched capacitor filter |
US5323158A (en) * | 1993-04-06 | 1994-06-21 | Analog Devices, Inc. | Switched capacitor one-bit digital-to-analog converter |
US5392042A (en) * | 1993-08-05 | 1995-02-21 | Martin Marietta Corporation | Sigma-delta analog-to-digital converter with filtration having controlled pole-zero locations, and apparatus therefor |
US5392043A (en) * | 1993-10-04 | 1995-02-21 | General Electric Company | Double-rate sampled signal integrator |
US5461381A (en) * | 1993-12-13 | 1995-10-24 | Motorola, Inc. | Sigma-delta analog-to-digital converter (ADC) with feedback compensation and method therefor |
DE19535615A1 (en) * | 1994-10-20 | 1996-05-02 | Analogic Corp | Data acquisition system for computer tomography scanner |
JP3143567B2 (en) * | 1994-10-28 | 2001-03-07 | シャープ株式会社 | Delta-sigma modulator |
JPH08330967A (en) * | 1995-06-01 | 1996-12-13 | Matsushita Electric Ind Co Ltd | Delta sigma modulation circuit |
US5790064A (en) * | 1996-04-10 | 1998-08-04 | Oasis Design, Inc. | Apparatus and method for switching capacitors within a switched capacitor circuit at times selected to avoid data dependent loading upon reference voltage supplies |
US5729232A (en) * | 1996-04-10 | 1998-03-17 | Asahi Kasei Microsystems Ltd. | Combination shared capacitor integrator and digital-to-analog converter circuit with data dependency cancellation |
JP3852721B2 (en) * | 1997-07-31 | 2006-12-06 | 旭化成マイクロシステム株式会社 | D / A converter and delta-sigma type D / A converter |
EP0901233B1 (en) * | 1997-09-05 | 2005-03-02 | STMicroelectronics S.r.l. | Double sampled sigma delta modulator of second order having a semi-bilinear architecture |
EP0903862B1 (en) * | 1997-09-19 | 2003-06-25 | STMicroelectronics S.r.l. | Double sampled switched capacitor low pass multirate filter of a sigma delta D/A converter |
US6147551A (en) * | 1998-01-05 | 2000-11-14 | Motorola, Inc. | Switched capacitor circuit and method for reducing sampling noise |
US6040793A (en) * | 1998-03-18 | 2000-03-21 | Analog Devices, Inc. | Switched-capacitor sigma-delta analog-to-digital converter with input voltage overload protection |
US6124814A (en) * | 1998-06-02 | 2000-09-26 | Cirrus Logic, Inc. | Digital to analog converter having improved noise and linearity performance |
JP2000078015A (en) * | 1998-09-02 | 2000-03-14 | Asahi Kasei Microsystems Kk | Multibit-type d/a converter and delta sigma-type a/d converter |
US6304608B1 (en) * | 1998-11-04 | 2001-10-16 | Tai-Haur Kuo | Multibit sigma-delta converters employing dynamic element matching with reduced baseband tones |
JP3232457B2 (en) * | 1999-02-05 | 2001-11-26 | 日本プレシジョン・サーキッツ株式会社 | Delta-sigma D / A converter |
US6380874B1 (en) * | 1999-07-12 | 2002-04-30 | National Instruments Corporation | System and method for self-calibrating a multi-bit delta-sigma analog to digital converter using dynamic element matching |
US6369729B1 (en) * | 1999-10-08 | 2002-04-09 | Cirrus Logic, Inc. | Common mode shift in downstream integrators of high order delta sigma modulators |
JP2001332973A (en) * | 2000-03-16 | 2001-11-30 | Burr-Brown Japan Ltd | Method and device for digital/analog conversion using common weight generating element |
FI20001426A (en) * | 2000-06-15 | 2001-12-16 | Nokia Mobile Phones Ltd | Method for performing the A / D conversion and the A / D converter |
US6340940B1 (en) * | 2000-07-18 | 2002-01-22 | Cirrus Logic, Inc. | Digital to analog conversion circuits and methods utilizing single-bit delta-SIGMA modulators and multiple-bit digital to analog converters |
US6400297B1 (en) | 2001-04-26 | 2002-06-04 | Cirrus Logic, Inc. | Method and system for operating two or more integrators with different power supplies for an analog-to-digital delta-sigma modulator |
JP3785361B2 (en) * | 2001-12-25 | 2006-06-14 | 株式会社ルネサステクノロジ | ΔΣ modulator, A / D converter and D / A converter |
US6674386B2 (en) * | 2002-05-10 | 2004-01-06 | Analog Devices, Inc. | Dual channel analog to digital converter |
US6670902B1 (en) * | 2002-06-04 | 2003-12-30 | Cirrus Logic, Inc. | Delta-sigma modulators with improved noise performance |
-
2002
- 2002-06-04 US US10/162,324 patent/US6670902B1/en not_active Expired - Lifetime
-
2003
- 2003-04-01 AU AU2003228408A patent/AU2003228408A1/en not_active Abandoned
- 2003-04-01 EP EP06125016A patent/EP1755226A3/en not_active Ceased
- 2003-04-01 WO PCT/US2003/009780 patent/WO2003105348A1/en active Application Filing
- 2003-04-01 DE DE60330581T patent/DE60330581D1/en not_active Expired - Lifetime
- 2003-04-01 AT AT03726157T patent/ATE452468T1/en not_active IP Right Cessation
- 2003-04-01 EP EP03726157A patent/EP1550221B1/en not_active Expired - Lifetime
- 2003-04-01 JP JP2004512295A patent/JP3983247B2/en not_active Expired - Lifetime
- 2003-08-18 US US10/643,127 patent/US6873276B2/en not_active Expired - Lifetime
-
2006
- 2006-10-16 JP JP2006282025A patent/JP2007014034A/en active Pending
- 2006-10-16 JP JP2006282024A patent/JP4528292B2/en not_active Expired - Lifetime
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090066549A1 (en) * | 2004-04-09 | 2009-03-12 | Audioasics A/S | Sigma delta modulator |
US7928876B2 (en) * | 2004-04-09 | 2011-04-19 | Audioasics A/S | Sigma delta modulator |
US20140055676A1 (en) * | 2012-08-27 | 2014-02-27 | Sony Corporation | Delta-sigma a/d converter, limiter circuit and television receiver |
US8896757B2 (en) * | 2012-08-27 | 2014-11-25 | Sony Corporation | Delta-sigma A/D converter, limiter circuit and television receiver |
US8643524B1 (en) * | 2012-09-27 | 2014-02-04 | Cirrus Logic, Inc. | Feed-forward analog-to-digital converter (ADC) with a reduced number of amplifiers and feed-forward signal paths |
JP2016003924A (en) * | 2014-06-16 | 2016-01-12 | 旭化成エレクトロニクス株式会社 | Hall sensor and hall electromotive force detecting method |
US20160336946A1 (en) * | 2015-05-14 | 2016-11-17 | Mediatek Inc. | Continuous time delta sigma modulator, analog to digital converter and associated compensation method |
US9537497B2 (en) * | 2015-05-14 | 2017-01-03 | Mediatek Inc. | Continuous time delta sigma modulator, analog to digital converter and associated compensation method |
US10020818B1 (en) | 2016-03-25 | 2018-07-10 | MY Tech, LLC | Systems and methods for fast delta sigma modulation using parallel path feedback loops |
US10530372B1 (en) | 2016-03-25 | 2020-01-07 | MY Tech, LLC | Systems and methods for digital synthesis of output signals using resonators |
US10812087B2 (en) | 2016-03-25 | 2020-10-20 | Mixed-Signal Devices Inc. | Systems and methods for digital synthesis of output signals using resonators |
US11258448B2 (en) | 2016-03-25 | 2022-02-22 | Mixed-Signal Devices Inc. | Systems and methods for digital synthesis of output signals using resonators |
US10367522B2 (en) | 2016-11-21 | 2019-07-30 | MY Tech, LLC | High efficiency power amplifier architectures for RF applications |
US20220091167A1 (en) * | 2019-01-29 | 2022-03-24 | Sentec Ltd | Electricity meter |
US11933919B2 (en) | 2022-02-24 | 2024-03-19 | Mixed-Signal Devices Inc. | Systems and methods for synthesis of modulated RF signals |
Also Published As
Publication number | Publication date |
---|---|
US6873276B2 (en) | 2005-03-29 |
EP1550221A4 (en) | 2006-05-03 |
JP2007014034A (en) | 2007-01-18 |
JP3983247B2 (en) | 2007-09-26 |
JP2005529537A (en) | 2005-09-29 |
WO2003105348A1 (en) | 2003-12-18 |
DE60330581D1 (en) | 2010-01-28 |
AU2003228408A1 (en) | 2003-12-22 |
JP2007049745A (en) | 2007-02-22 |
EP1550221B1 (en) | 2009-12-16 |
JP4528292B2 (en) | 2010-08-18 |
US20040108947A1 (en) | 2004-06-10 |
EP1755226A2 (en) | 2007-02-21 |
US6670902B1 (en) | 2003-12-30 |
EP1550221A1 (en) | 2005-07-06 |
EP1755226A3 (en) | 2007-05-30 |
ATE452468T1 (en) | 2010-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6670902B1 (en) | Delta-sigma modulators with improved noise performance | |
US6956514B1 (en) | Delta-sigma modulators with improved noise performance | |
US7167119B1 (en) | Delta-sigma modulators with double sampling input networks and systems using the same | |
US6617908B1 (en) | Switched-capacitor circuits with reduced distortion | |
US6570519B1 (en) | Switched-capacitor summer circuits and methods and systems using the same | |
US6744392B2 (en) | Noise shapers with shared and independent filters and multiple quantizers and data converters and methods using the same | |
JP4331188B2 (en) | Digital / analog converter and signal digital / analog conversion method | |
Fujimori et al. | A 5-V single-chip delta-sigma audio A/D converter with 111 dB dynamic range | |
US10439634B2 (en) | Sigma delta modulator, integrated circuit and method therefor | |
KR100914503B1 (en) | Hybrid multi-stage circuit | |
US7049990B2 (en) | Single loop feed-forward modulator with summing flash quantizer and multi-bit feedback | |
US10439633B2 (en) | Sigma delta modulator, integrated circuit and method therefor | |
US6956515B2 (en) | Digital to analog converter augmented with direct charge transfer techniques | |
US5206648A (en) | Oversampling da converter with operational amplifier driven by a single reference voltage | |
US6741197B1 (en) | Digital-to-analog converter (DAC) output stage | |
US9859916B1 (en) | Multistage noise shaping sigma-delta modulator | |
US9692444B1 (en) | Neutralizing voltage kickback in a switched capacitor based data converter | |
Kareppagoudr et al. | Switched-Capacitor Integrator with Slew-Rate Enhancement and Low Distortion | |
Nerurkar et al. | A low power cascaded feed-forward delta-sigma modulator for RF wireless applications | |
San et al. | Noise-Coupled ΔΣAD Modulator with Shared OP-Amp | |
Ibrahim | A 3 mw delta sigma modulator for digital audio applications | |
KR20060009527A (en) | Sigma delta digital-to-analog converter using clock cmos buffer and sigma delta digital-to-analog converting method using the same | |
Rabii et al. | Implementation of an Experimental Low-Voltage Modulator | |
Zheng | Sigma-delta modulators with interstage gain scaling |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CIRRUS LOGIC, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MELANSON, JOHN LAURENCE;YANG, YU QING;REEL/FRAME:012981/0444 Effective date: 20020603 |
|
AS | Assignment |
Owner name: CIRRUS LOGIC, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YANG, YU QING;MELANSON, JOHN LAURENCE;REEL/FRAME:013260/0679 Effective date: 20020603 |
|
AS | Assignment |
Owner name: CIRRUS LOGIC, INC., TEXAS Free format text: CORRECTION OF REEL 013260 FRAME 0679 TO CORRECT SPELLING OF THE FIRST NAME OF THE FIRST INVENTOR.;ASSIGNORS:YANG, YUQING;MELANSON, JOHN LAURENCE;REEL/FRAME:014048/0414 Effective date: 20020603 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |