US20030183879A1 - Bonding pad-oriented all-mode esd protection structure - Google Patents
Bonding pad-oriented all-mode esd protection structure Download PDFInfo
- Publication number
- US20030183879A1 US20030183879A1 US10/114,150 US11415002A US2003183879A1 US 20030183879 A1 US20030183879 A1 US 20030183879A1 US 11415002 A US11415002 A US 11415002A US 2003183879 A1 US2003183879 A1 US 2003183879A1
- Authority
- US
- United States
- Prior art keywords
- diffusions
- type
- central
- construction
- esd protection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000009792 diffusion process Methods 0.000 claims description 66
- 238000010276 construction Methods 0.000 claims description 47
- 238000009413 insulation Methods 0.000 claims description 27
- 239000008186 active pharmaceutical agent Substances 0.000 claims description 7
- 239000011810 insulating material Substances 0.000 claims 7
- 230000003071 parasitic effect Effects 0.000 abstract description 16
- 238000013461 design Methods 0.000 abstract description 13
- 229910052710 silicon Inorganic materials 0.000 abstract description 9
- 239000010703 silicon Substances 0.000 abstract description 9
- 238000000034 method Methods 0.000 abstract description 6
- 230000004044 response Effects 0.000 abstract description 4
- 230000008569 process Effects 0.000 abstract description 3
- 238000012360 testing method Methods 0.000 description 13
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 230000015556 catabolic process Effects 0.000 description 6
- 238000004088 simulation Methods 0.000 description 6
- 238000007599 discharging Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 230000001052 transient effect Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 239000000700 radioactive tracer Substances 0.000 description 3
- 230000002441 reversible effect Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000010998 test method Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 230000002028 premature Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
- H01L27/0262—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements including a PNP transistor and a NPN transistor, wherein each of said transistors has its base coupled to the collector of the other transistor, e.g. silicon controlled rectifier [SCR] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/87—Thyristor diodes, e.g. Shockley diodes, break-over diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0106—Neodymium [Nd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
- H01L2924/13034—Silicon Controlled Rectifier [SCR]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- ESD electrostatic discharge
- a complete ESD protection scheme uses multiple ESD circuits and structures for each I/O pad to survive ESD pulses of all polarities, i.e., I/O to V DD positively (PD) and negatively (ND), I/O to V SS positively (PS) and negatively (NS), as well as V DD to V SS positively (DS) and, in rare cases, V SS to V DD positively (SD).
- I/O to V DD positively (PD) and negatively (ND) I/O to V SS positively (PS) and negatively (NS), as well as V DD to V SS positively (DS) and, in rare cases, V SS to V DD positively (SD).
- ESD devices consume large areas of silicon on the chip, especially in M-S/RF ICs which demand high ESD protection or high-pin-count chips using a large number of ESD units.
- up to 30% of the silicon substrate is used for NMOS ESD devices in a transceiver chip as set forth in F. Hatori, S. Kousai and Y. Unekawa, “Shared Data Line Technique For Doubling The Data Transfer Rate Per Pin Of Differential Interfaces”, Proc. IEEE Custom Integrated Circuits Conference, 2001, pp. 501-504.
- ESD structures further make chip layout extremely difficult, often leading to pre-mature ESD failure. It is hence imperative to develop compact ESD structures that, while offering high ESD protection, produce little parasitic effect and consume small space on the chip, are layout-friendly, and can be placed underneath or surrounding bonding pads. It is further desirable that such ESD structures provide symmetrical performance characteristics, as well as uniform current and thermal distribution properties, while providing all direction ESD protection with a single structure to make chip layout easier.
- the present invention provides an all-mode, pad-oriented, compact, active ESD protection structure.
- a substantially bilaterally symmetrical layout design sometimes referred to herein as “quasi-symmetrical”, is provided which eliminates possible localized junction damages and improves ESD robustness and provides uniform current and thermal distribution.
- the ESD structure can provide a low holding voltage ( ⁇ 2V), low discharge impedance ( ⁇ ), fast response time ( ⁇ 0.18 ns) and low parasitics.
- the structure of the present invention can be placed underneath or surrounding bonding pads and consumes little silicon. Structures according to the present invention can pass 14KV HBM (human body model) and 15KV air-gap IEC (International Electrotechnical Commission) ESD zapping tests.
- the present invention is particularly suitable for multiple-supply, mixed-signal (M-S), parasitic-sensitive, RF, and high-pin-count ICs.
- One embodiment of the invention includes a substantially bilaterally symmetrical layout of N+ and P+ diffusion and P well areas occupying each bonding pad area in an IC.
- the substantially bilaterally symmetrical layout taught herein may also sometimes be called a “quasi-symmetrical” layout. In either case the terms are meant to distinguish from a radially symmetrical layout which could include inherent disadvantages as further discussed below. Words of degree, such as “about”, “substantially”, and the like are used herein in the sense of “at, or nearly at, when given the manufacturing and material limitations inherent in the stated circumstances” and are used to prevent the unscrupulous infringer from unfairly taking advantage of the invention disclosure where exact figures or absolutes are stated as an aid to understanding the invention.
- the N-epi-layer P well example includes a central construction having a first P center well that has a first center P+ diffusion partially surrounded over first and second areas, such as about ⁇ 90 degree arcs, or quarter lengths, of its circumference by first and second opposing N+ diffusion areas, respectively.
- the first and second N+ diffusions are separated by first and second, e.g. about ⁇ 90 degree, areas of Field Oxide (Fox) insulation.
- the entire central construction is isolated by a surrounding moat of Field Oxide insulation which includes the first and second areas of Field Oxide insulation.
- a second level construction surrounding the central construction outside of the Field Oxide insulation moat includes second and third P-wells, each of which has third and fourth N+ diffusion areas occupying the areas surrounding the opposing about ⁇ 90 degree areas of Field Oxide insulation of the central construction.
- Distal from, and adjacent to, each of the third and fourth N+ diffusion areas of the second level are P+ diffusion first and second half rings, also within said second and third P-wells, and separated by areas of Field Oxide insulation connected to the Field Oxide insulation moat.
- Each half ring surrounds about half of the central construction including one central construction N+ diffusion and one about ⁇ 90 degree area of Field Oxide insulation.
- An unbroken protection ring or rings of either or both conductive types (N and P) may surround the second and third P-wells and be separated therefrom by a ring of Field Oxide insulation connected to the Field Oxide insulation areas of the central and second level constructions.
- the design, or layout may be in the form of a circular layout where all wells and rings have a substantially constant radius, i.e. being rounded.
- the design may be in the form of a more squared layout.
- all wells and rings have at least an outside, or distal, edge of a bend between any two straight edges thereof rounded to promote even, or uniform, current and thermal distribution.
- the invention may provide at least 6 one-direction SCR (silicon controlled rectifier) devices, or essentially 3 two-direction SCR devices, thereby providing a fast, low impedance, active discharging path in each ESD stressing mode, i.e. ND, PD, PS, NS, DS and SD modes.
- the device can be made compact and will have low parasitic effects.
- FIGS. 1 - 2 illustrate a design layout for squared and rounded embodiments of the ESD structure of the present invention, respectively, and having the ESD structure located beneath the bonding pad, with FIG. 1 showing cross sectional lines illustrating SCR formation.
- FIGS. 3 and 4 illustrate variants of FIGS. 1 and 2 wherein the ESD structure surrounds the bonding pad and further illustrates the three terminals of the structure, i.e., I/O, V DD and V SS .
- FIG. 5 illustrates the SCR formation and ESD discharge paths for one embodiment of the present invention.
- FIGS. 6 and 7 illustrate a radially symmetrical layout of an ESD structure.
- FIGS. 8 - 12 illustrate cross sections along the cross sectional lines of FIG. 1, with FIG. 12 being a simultaneous view along lines 1 - 5 and 3 - 6 .
- FIG. 13 illustrates an equivalent circuitry for an embodiment of the present invention with discharge paths shown thereon.
- FIGS. 14 - 16 are graphs of Typical I-V characteristics by ESD simulation for the ESD protection structures of three different implementations of the present invention, Structures 1 , 2 , and 3 , respectively, having different turn-on voltages.
- FIGS. 17 - 18 are graphs of measured I-V characteristics for the ESD protection Structure 1 from curve tracer testing and from TLP testing, including leakage current measured at 5V in TLP tests, respectively.
- FIGS. 1 and 2 there is shown a bonding pad-oriented ESD structure 11 , placed underneath a bonding pad 13 (in phantom).
- FIGS. 3 and 4 the structures of FIGS. 1 and 2 are shown with less numbering and without lining of the P wells or Field Oxide (Fox) for clarity of viewing of the ESD structure 11 .
- T 1 contacts the I/O pin of an internal circuit
- T 2 contacts positive V DD or supply voltage
- terminal T 3 contacts negative power supplies, e.g., V SS or ground.
- FIGS. 3 and 4 show a variant wherein the bonding pad 13 is substantially surrounded by, rather than underneath, the ESD structure 11 . The variant used will depend upon the needs of the actual chip.
- the ESD protection structure 11 for an internal circuit 12 (FIG. 13) of an Integrated Circuit (IC) provides an single structure having equivalent sub-circuits to comprise SCRs that provide active-mode, low-impedance discharging channels in each ESD discharge path, namely ND, PD, PS, NS, DS, and SD.
- the structure 11 is laid out in a substantially bilaterally, or so-called “quasi-symmetrical” structure having a central construction 23 with a central P well 26 with a central diffusion 25 of a first (P+) type.
- the central diffusion 25 is surrounded over first and second quarter lengths of its periphery or circumference, i.e., about ⁇ 90 degree arcs of its circumference, by first and second inner diffusions in the central P well of a second (N+) type 27 , 29 , respectively, at opposite sides of the circumference of the central diffusion 23 .
- the first and second inner diffusions 27 , 29 are separated by first and second areas of Field Oxide (Fox) insulation 31 , 33 , each covering the remaining quarter lengths, i.e. about ⁇ 90 degrees, of central diffusion circumference between the first and second inner diffusions of a second (N+) type 27 , 29 .
- Mox Field Oxide
- a distal construction 35 Surrounding the central construction 23 is a distal construction 35 having a moat 37 of Field Oxide insulation.
- the moat 37 includes the first and second areas of Field Oxide insulation between the first and second inner diffusions 27 , 29 .
- a second level construction 39 outside of the moat 37 which includes second and third P wells 36 , 38 containing third and fourth diffusions 41 , 43 of the second (N+) type.
- the third and fourth diffusions 41 , 43 of the second (N+) type occupy the areas surrounding the first and second areas of Field Oxide insulation 31 , 33 of the central construction.
- Second and third P+ diffusions are placed as first and second half rings 45 , 47 of the first (P+) type and located distally from each of the third and fourth diffusions 41 , 43 of the second (N+) type.
- the first and second half rings 45 , 47 are separated from each other by areas of Field Oxide insulation 49 , 51 connected to the moat 37 .
- Each of the second and third P wells 36 , 38 surrounds about half of the central construction 23 and the moat 37 , with each said half of the central construction 23 including one of the first and second diffusions 27 , 29 of the second type (N+) of the central construction 23 and one of the first and second areas of Field Oxide insulation 31 , 33 .
- Each half ring 45 , 47 is further adjacent one of the third and fourth diffusions 41 , 43 of the second type (N+).
- One or more unbroken guard ring diffusions 53 of either or both types (P+, N+) in like conductive type wells (P, N) may be placed around the half rings 45 , 47 , and separated therefrom by Field Oxide to reduce current leakage, etc.
- FIG. 13 illustrates the equivalent circuitry of an ESD structure formed by the seven diffusions (four N+, three P+) in three P wells as seen in FIGS. 1 and 2.
- the ESD structure 11 consists of seven parasitic bipolar transistors, Q 1 -Q 7 , and eight parasitic resistors, R 1 -R 8 , that define six SCR (silicon controlled rectifier) type components as illustrated in FIGS. 8 - 13 .
- ESD protection operation is as follows.
- the ESD structure 11 is normally off, thus not interfering with IC function.
- a cross section along the 0 - 2 line e.g., in an NS stressing case where a negative ESD transient appears between the I/O terminal T 1 and the V SS terminal T 3 , the Base/Collector junction of Q 1 is reverse biased until avalanche breakdown occurs.
- the excess holes flow into the I/O pad via the central P+ diffusion 25 in the central P well 26 and cause a voltage drop across the parasitic resistor R 2 .
- the ESD structure forms SCR-based active discharging paths for all other ESD pulses.
- FIG. 9 a cross section along the 0 - 1 line, in PS mode the SCR Unit of Q 1 -Q 2 conducts currents between T 1 and T 3 .
- FIG. 10 a cross section along the 0 - 3 line, in PD mode, the SCR Unit of Q 4 -Q 5 takes ESD transients between T 1 and T 2 .
- FIG. 11 a cross section along the 0 - 4 line, in ND mode, the SCR Unit of Q 4 -Q 6 takes ESD transients between T 2 and T 1 .
- the N+ diffusion region at T 3 is only partial, and absent in the cross section of line 0 - 2 , when compared to FIG. 6, so that the P+ region 47 will face the N+P+ regions at T 1 to ensure a desired P+N+P+ pattern from anode to cathode (here in NS mode) thus resulting in the so called “quasi-symmetrical” structure.
- advantages of the present invention include: one compact ESD structure per pad is enough for complete ESD protection as opposed to conventional multiple-unit solutions, resulting in much lower ESD parasitics; the bonding pad-oriented ESD structure, whether substantially squared, substantially rounded, surrounding, or underneath a bonding pad, reduces the burden of chip layout and hence, layout-induced accidental ESD failures; and the area-efficiency of the ESD structure significantly reduces silicon used for ESD protection, a desired benefit to high-pin-count chips.
- Under-pad layout designs with various sizes can be implemented, e.g., in commercial 1.2 ⁇ m and 0.6 ⁇ m BiCMOS technologies.
- FIGS. 14 - 16 show typical I-V curves for three implementation examples, i.e., Structures 1 , 2 , and 3 (Table 1), under dual-direction ESD stresses between two terminals. Symmetrical and deep snapback I-V curves are observed as expected, with various trigger voltages (V t1 ⁇ 11V, 20V, and 65V) realized for different applications.
- the structures 1 , 2 , and 3 use differently doped PN junctions to obtain different avalanche breakdown voltages and use various p-well-to-p-well spacing for lower punch-through breakdown to realize V t1 control.
- the person having ordinary skill in the art will appreciate that beyond these design variables, for further reduction in V t1 , external trigger-assisting circuits may be used.
- Short response times of 0.1 ⁇ 0.3 ns (nanosecond) indicates that the structure of the present invention works with fast, sub-1 ns, ESD transients of the IEC (International Electrotechnical Commission) ESD model (see The International Electrotechnical Commission , IEC 1000-4-2, 1995.).
- IEC International Electrotechnical Commission
- TLP transmission line pulse
- FIG. 17 shows an I-V curve for Structure 1 using a curve tracer, with V t1 ⁇ 19V and V h ⁇ 1.3V as suggested by simulation.
- FIG. 18 shows a transient I-V curve 19 from a TLP test.
- a TLP test was included because it provides instantaneous I-V curves, which is critical to accurate ESD protection design.
- the TLP pulse rise time and duration used were 10 ns and 100 ns, respectively, as similar to HBM (human body model) specifications (see MIL-STD-883C, 3015.7, notice 8, “Military Standard for Test Methods and Procedures for Microelectronics: ESD Sensitivity Classification”, 1989.).
- Table 1 summarizes typical data, showing good fitting between ESD simulation and tests. Final ESD robustness was evaluated by performing ESD zapping tests using both standard HBM and extremely fast IEC testing models. Over 14KV HBM and 15KV air-gap IEC ESD protection were achieved. Since one device per pad is needed for full ESD protection, area efficiency of ⁇ 2.8V/um 2 is estimated. However, accuracy of this estimate is not assured due to the upper limitations of the ESD zapping testers used.
- the present invention has thus described an all-mode, bonding pad oriented, compact, active, single ESD protection structure.
- the quasi-symmetrical, or bilaterally symmetrical, structure design eliminates possible localized junction damages and improves ESD robustness.
- the ESD structure of the present invention lends itself to adjustable triggering (e.g., 10 ⁇ 65V) voltages, low holding voltages (e.g., ⁇ 2V), low discharge impedance (e.g., ⁇ ), low leakage current (e.g., ⁇ pA), fast response time (e.g., ⁇ 0.18 ns) and low parasitics.
- the structure can be placed underneath or surrounding bonding pads and consumes little extra silicon.
- the structure is suitable for ESD protection of M-S, RF and high-pin-count ICs.
Abstract
An all-mode, bonding pad-oriented ESD (electrostatic discharge) protection structure, protects ICs against ESD pulses of all modes in all directions. A unique quasi-symmetrical layout design is devised to improve ESD structure. Physical symmetry and rounded layout provide uniform current and thermal distribution as well as symmetrical electrical operation characteristics. The ESD structure allows tunable triggering voltage, low holding voltage, low impedance, low leakage, fast response time and low parasitic effect. The ESD structure can easily be placed under or surrounding a bonding pad and consumes little extra silicon. The ESD structure can be implemented in commercial BiCMOS processes and is suitable for multiple-supply, mixed-signal, parasitic-sensitive RF and high-pin-count ICs.
Description
- Adequate on-chip ESD (electrostatic discharge) protection design has emerged as a major challenge for mixed-signal (M-S), RF, and high-pin-count ICs as fabrication technologies shrink. This challenge is mainly due to parasitic effects induced by, and the large areas of silicon consumed by, known ESD protection structures (hereinafter commonly referred to simply as “ESD structures”). ESD structures inevitably produce parasitics, e.g., capacitances and noises, resulting in performance degradation of the core IC circuit the ESD structures are designed to protect. Traditionally, a complete ESD protection scheme uses multiple ESD circuits and structures for each I/O pad to survive ESD pulses of all polarities, i.e., I/O to VDD positively (PD) and negatively (ND), I/O to VSS positively (PS) and negatively (NS), as well as VDD to VSS positively (DS) and, in rare cases, VSS to VDD positively (SD). In these circumstances, the influence of known ESD structures on the core IC circuit can become intolerable to parasitic-sensitive M-S/RF ICs. For example, significant degradation in RF ICs in eighteen-hundredths micron technology (0.18 μm) using NMOS ESD structures has been reported (−30% in general and −5% in noise factor) as set forth in Ke Gong, Haigang Feng, Rouying Zhan and Albert Z. Wang, “A Study of Parasitic Effects of ESD Protection on RF ICs”, IEEE Trans. Microwave Theory and Techniques, Vol. 50, No. 1, January 2002, pp. 393-402.
- Also, ESD devices consume large areas of silicon on the chip, especially in M-S/RF ICs which demand high ESD protection or high-pin-count chips using a large number of ESD units. For example, up to 30% of the silicon substrate is used for NMOS ESD devices in a transceiver chip as set forth in F. Hatori, S. Kousai and Y. Unekawa, “Shared Data Line Technique For Doubling The Data Transfer Rate Per Pin Of Differential Interfaces”,Proc. IEEE Custom Integrated Circuits Conference, 2001, pp. 501-504.
- Large ESD structures further make chip layout extremely difficult, often leading to pre-mature ESD failure. It is hence imperative to develop compact ESD structures that, while offering high ESD protection, produce little parasitic effect and consume small space on the chip, are layout-friendly, and can be placed underneath or surrounding bonding pads. It is further desirable that such ESD structures provide symmetrical performance characteristics, as well as uniform current and thermal distribution properties, while providing all direction ESD protection with a single structure to make chip layout easier.
- An all-direction ESD structure of similar function but different design has been disclosed to the U.S. Patent and Trademark Office by the same inventor in co-pending U.S. application Ser. No. 09/450,576, filed Nov. 30, 1999, which is incorporated by reference herein in its entirety.
- The present invention provides an all-mode, pad-oriented, compact, active ESD protection structure. A substantially bilaterally symmetrical layout design, sometimes referred to herein as “quasi-symmetrical”, is provided which eliminates possible localized junction damages and improves ESD robustness and provides uniform current and thermal distribution. The ESD structure can provide a low holding voltage (<2V), low discharge impedance (˜Ω), fast response time (˜0.18 ns) and low parasitics. The structure of the present invention can be placed underneath or surrounding bonding pads and consumes little silicon. Structures according to the present invention can pass 14KV HBM (human body model) and 15KV air-gap IEC (International Electrotechnical Commission) ESD zapping tests. The present invention is particularly suitable for multiple-supply, mixed-signal (M-S), parasitic-sensitive, RF, and high-pin-count ICs.
- One embodiment of the invention includes a substantially bilaterally symmetrical layout of N+ and P+ diffusion and P well areas occupying each bonding pad area in an IC. As noted, the substantially bilaterally symmetrical layout taught herein may also sometimes be called a “quasi-symmetrical” layout. In either case the terms are meant to distinguish from a radially symmetrical layout which could include inherent disadvantages as further discussed below. Words of degree, such as “about”, “substantially”, and the like are used herein in the sense of “at, or nearly at, when given the manufacturing and material limitations inherent in the stated circumstances” and are used to prevent the unscrupulous infringer from unfairly taking advantage of the invention disclosure where exact figures or absolutes are stated as an aid to understanding the invention.
- An example of an ESD structure layout according to one aspect of the present invention in an N-epi-layer P well process technology is given, although it will be appreciated by the person having ordinary skill in the art that other variants may be used, e.g., a P epi-layer twin-well (P-well and N-well) process with an intervening N isolation layer. The N-epi-layer P well example, as illustrated in FIG. 1, includes a central construction having a first P center well that has a first center P+ diffusion partially surrounded over first and second areas, such as about −90 degree arcs, or quarter lengths, of its circumference by first and second opposing N+ diffusion areas, respectively. The first and second N+ diffusions are separated by first and second, e.g. about −90 degree, areas of Field Oxide (Fox) insulation. The entire central construction is isolated by a surrounding moat of Field Oxide insulation which includes the first and second areas of Field Oxide insulation.
- A second level construction surrounding the central construction outside of the Field Oxide insulation moat includes second and third P-wells, each of which has third and fourth N+ diffusion areas occupying the areas surrounding the opposing about −90 degree areas of Field Oxide insulation of the central construction. Distal from, and adjacent to, each of the third and fourth N+ diffusion areas of the second level are P+ diffusion first and second half rings, also within said second and third P-wells, and separated by areas of Field Oxide insulation connected to the Field Oxide insulation moat. Each half ring surrounds about half of the central construction including one central construction N+ diffusion and one about −90 degree area of Field Oxide insulation. An unbroken protection ring or rings of either or both conductive types (N and P) may surround the second and third P-wells and be separated therefrom by a ring of Field Oxide insulation connected to the Field Oxide insulation areas of the central and second level constructions.
- The design, or layout, may be in the form of a circular layout where all wells and rings have a substantially constant radius, i.e. being rounded. Alternatively, the design may be in the form of a more squared layout. In this embodiment, it is preferred that all wells and rings have at least an outside, or distal, edge of a bend between any two straight edges thereof rounded to promote even, or uniform, current and thermal distribution.
- The invention may provide at least 6 one-direction SCR (silicon controlled rectifier) devices, or essentially 3 two-direction SCR devices, thereby providing a fast, low impedance, active discharging path in each ESD stressing mode,, i.e. ND, PD, PS, NS, DS and SD modes. The device can be made compact and will have low parasitic effects.
- FIGS.1-2 illustrate a design layout for squared and rounded embodiments of the ESD structure of the present invention, respectively, and having the ESD structure located beneath the bonding pad, with FIG. 1 showing cross sectional lines illustrating SCR formation.
- FIGS. 3 and 4 illustrate variants of FIGS. 1 and 2 wherein the ESD structure surrounds the bonding pad and further illustrates the three terminals of the structure, i.e., I/O, VDD and VSS.
- FIG. 5 illustrates the SCR formation and ESD discharge paths for one embodiment of the present invention.
- FIGS. 6 and 7 illustrate a radially symmetrical layout of an ESD structure.
- FIGS.8-12 illustrate cross sections along the cross sectional lines of FIG. 1, with FIG. 12 being a simultaneous view along lines 1-5 and 3-6.
- FIG. 13 illustrates an equivalent circuitry for an embodiment of the present invention with discharge paths shown thereon.
- FIGS.14-16 are graphs of Typical I-V characteristics by ESD simulation for the ESD protection structures of three different implementations of the present invention,
Structures - FIGS.17-18 are graphs of measured I-V characteristics for the
ESD protection Structure 1 from curve tracer testing and from TLP testing, including leakage current measured at 5V in TLP tests, respectively. - Referencing FIGS. 1 and 2, there is shown a bonding pad-
oriented ESD structure 11, placed underneath a bonding pad 13 (in phantom). In FIGS. 3 and 4, the structures of FIGS. 1 and 2 are shown with less numbering and without lining of the P wells or Field Oxide (Fox) for clarity of viewing of theESD structure 11. T1 contacts the I/O pin of an internal circuit, T2 contacts positive VDD or supply voltage, and terminal T3 contacts negative power supplies, e.g., VSS or ground. It will be noted that FIGS. 3 and 4 show a variant wherein thebonding pad 13 is substantially surrounded by, rather than underneath, the ESDstructure 11. The variant used will depend upon the needs of the actual chip. - The
ESD protection structure 11 for an internal circuit 12 (FIG. 13) of an Integrated Circuit (IC) provides an single structure having equivalent sub-circuits to comprise SCRs that provide active-mode, low-impedance discharging channels in each ESD discharge path, namely ND, PD, PS, NS, DS, and SD. As seen, thestructure 11 is laid out in a substantially bilaterally, or so-called “quasi-symmetrical” structure having acentral construction 23 with acentral P well 26 with acentral diffusion 25 of a first (P+) type. Thecentral diffusion 25 is surrounded over first and second quarter lengths of its periphery or circumference, i.e., about −90 degree arcs of its circumference, by first and second inner diffusions in the central P well of a second (N+)type central diffusion 23. The first and secondinner diffusions insulation type - Surrounding the
central construction 23 is adistal construction 35 having a moat 37 of Field Oxide insulation. Themoat 37 includes the first and second areas of Field Oxide insulation between the first and secondinner diffusions distal construction 35 is asecond level construction 39 outside of themoat 37 which includes second andthird P wells fourth diffusions fourth diffusions Field Oxide insulation fourth diffusions Field Oxide insulation moat 37. Each of the second andthird P wells central construction 23 and themoat 37, with each said half of thecentral construction 23 including one of the first andsecond diffusions central construction 23 and one of the first and second areas ofField Oxide insulation half ring fourth diffusions guard ring diffusions 53 of either or both types (P+, N+) in like conductive type wells (P, N) may be placed around the half rings 45, 47, and separated therefrom by Field Oxide to reduce current leakage, etc. - FIG. 13 illustrates the equivalent circuitry of an ESD structure formed by the seven diffusions (four N+, three P+) in three P wells as seen in FIGS. 1 and 2. Conceptually, the
ESD structure 11 consists of seven parasitic bipolar transistors, Q1-Q7 , and eight parasitic resistors, R1-R8, that define six SCR (silicon controlled rectifier) type components as illustrated in FIGS. 8-13. - An example of the ESD protection operation is as follows. The
ESD structure 11 is normally off, thus not interfering with IC function. In FIG. 8, a cross section along the 0-2 line, e.g., in an NS stressing case where a negative ESD transient appears between the I/O terminal T1 and the VSS terminal T3, the Base/Collector junction of Q1 is reverse biased until avalanche breakdown occurs. The excess holes flow into the I/O pad via thecentral P+ diffusion 25 in the central P well 26 and cause a voltage drop across the parasitic resistor R2. Since the P+ andN+ diffusions - When the ESD event is over, the SCR discharges quickly and turns off as current decreases to below the holding current (Ih). To avoid latch-up, a holding current much greater than the supply current (Ih>>IDD) is a key design factor, though accuracy in Ih testing is still uncertain.
- Similarly, the ESD structure forms SCR-based active discharging paths for all other ESD pulses. Referencing FIG. 9, a cross section along the0-1 line, in PS mode the SCR Unit of Q1-Q2 conducts currents between T1 and T3. Referencing FIG. 10, a cross section along the 0-3 line, in PD mode, the SCR Unit of Q4-Q5 takes ESD transients between T1 and T2. Referencing FIG. 11, a cross section along the 0-4 line, in ND mode, the SCR Unit of Q4-Q6 takes ESD transients between T2 and T1. Referencing FIG. 12, a simultaneous cross section along the 1-5 and 3-6 lines, in DS mode, Q7-Q2 form is a discharging channel between T2 and T3. In SD mode, Q7-Q5 forms a discharging channel between T3 and T2. Therefore, it can be seen that only one single such ESD structure per I/O pad is needed for all-modes of ESD protection. Referencing FIG. 5, the SCR structure and path for each of the discharge modes PD, ND, PS, and NS is labeled on a rounded embodiment of the ESD structure. The discharge paths for the DS and SD modes are shown in FIG. 12
- Referencing FIGS. 6 and 7, if a radially symmetrical layout (p+/n+ at cathode and n+/p+ at anode) is used as shown, when a positive ESD pulse comes to the anode (A) against the cathode (K), a large current transient (I) will flow into P1+ at A. The current transient flows underneath the N1+ area at A toward the cathode region. Since the lateral P-well parasitic resistance R1 exists, a voltage drop of IR1 will build up. Because the P1+ and N1+ diffusion areas are shorted at A, the IR1 voltage drop will reverse bias the N1+/P1+ junction. Under large ESD pulses, there is a chance the N1+/P1+ (diode) junction may enter reverse break down before the SCR of the ESD structure turns on. This can cause early ESD damage.
- Referencing FIG. 8, in a preferred embodiment of the present invention, to eliminate such localized defects at the anode T1, while assuring the desired lateral voltage build-up at cathode T3, the N+ diffusion region at T3 is only partial, and absent in the cross section of line 0-2, when compared to FIG. 6, so that the
P+ region 47 will face the N+P+ regions at T1 to ensure a desired P+N+P+ pattern from anode to cathode (here in NS mode) thus resulting in the so called “quasi-symmetrical” structure. - Thus, advantages of the present invention include: one compact ESD structure per pad is enough for complete ESD protection as opposed to conventional multiple-unit solutions, resulting in much lower ESD parasitics; the bonding pad-oriented ESD structure, whether substantially squared, substantially rounded, surrounding, or underneath a bonding pad, reduces the burden of chip layout and hence, layout-induced accidental ESD failures; and the area-efficiency of the ESD structure significantly reduces silicon used for ESD protection, a desired benefit to high-pin-count chips. Under-pad layout designs with various sizes (100 μm×100 μm, 80 μm×80 μm, etc.) can be implemented, e.g., in commercial 1.2 μm and 0.6 μm BiCMOS technologies.
- Several design tests were conducted to prove the concept and implemented in commercial BiCMOS technologies. Mixed-mode ESD simulation, involving multiple-level coupling (process-device-circuit-electro-thermal) was performed. FIGS.14-16 show typical I-V curves for three implementation examples, i.e.,
Structures TABLE I Vt1 (V) Vh (V) ESD Breakdown Simulation Test Simulation Test 1 Avalanche 19.95 ˜9 1.57 ˜1.3 2 Avalanche 65.44 ˜69 1.8 ˜2 3 Punch-through 10.98 ˜42 1.85 ˜1.1 - The
structures - FIG. 17 shows an I-V curve for
Structure 1 using a curve tracer, with Vt1≈19V and Vh≈1.3V as suggested by simulation. FIG. 18 shows atransient I-V curve 19 from a TLP test. A TLP test was included because it provides instantaneous I-V curves, which is critical to accurate ESD protection design. The TLP pulse rise time and duration used were 10 ns and 100 ns, respectively, as similar to HBM (human body model) specifications (see MIL-STD-883C, 3015.7,notice 8, “Military Standard for Test Methods and Procedures for Microelectronics: ESD Sensitivity Classification”, 1989.). Leakage current 21 was measured after each TLP pulse under normal VDD=5V biases. Low leakage current (˜pA) was observed as shown by the top scale in FIG. 18. - Table 1 summarizes typical data, showing good fitting between ESD simulation and tests. Final ESD robustness was evaluated by performing ESD zapping tests using both standard HBM and extremely fast IEC testing models. Over 14KV HBM and 15KV air-gap IEC ESD protection were achieved. Since one device per pad is needed for full ESD protection, area efficiency of ˜2.8V/um2 is estimated. However, accuracy of this estimate is not assured due to the upper limitations of the ESD zapping testers used.
- The present invention has thus described an all-mode, bonding pad oriented, compact, active, single ESD protection structure. The quasi-symmetrical, or bilaterally symmetrical, structure design eliminates possible localized junction damages and improves ESD robustness. As noted above, the ESD structure of the present invention lends itself to adjustable triggering (e.g., 10˜65V) voltages, low holding voltages (e.g., <2V), low discharge impedance (e.g., ˜Ω), low leakage current (e.g., ˜pA), fast response time (e.g., ˜0.18 ns) and low parasitics. The structure can be placed underneath or surrounding bonding pads and consumes little extra silicon. The structure is suitable for ESD protection of M-S, RF and high-pin-count ICs.
- Many variants of the present invention may occur to the person having ordinary skill in the art upon gaining an understanding of the examples presented herein. The examples are meant to be illustrative and not exclusive and therefore, the scope and spirit of the invention are intended to be limited only by the appended claims.
Claims (20)
1. An ESD protection structure for an internal circuit of an Integrated Circuit (IC) comprising:
a circuit having sub-circuits providing an active devices in each ESD discharge mode, namely ND, PD, PS, NS, DS, and SD; and the circuit comprised of a structure having:
a) a central construction having:
i) a first diffusion of a first type and
ii) the first diffusion surrounded over first and second lengths of its circumference by first and second inner diffusions of a second type, the first and second inner diffusions being separated by first and second areas of insulating material;
b) a disfal construction surrounding the central construction and having:
i) a moat of insulating material surrounding the central construction, the moat including the first and second areas of insulating material between the first and second inner diffusions,
ii) a second level construction outside of the moat including third and fourth diffusions of the second type, the third and fourth diffusions of the second type occupying the areas surrounding the first and second areas of insulating material of the central construction;
and first and second half rings being diffusions of the first type, the first and second half rings being distal from and adjacent each of the third and fourth diffusions of the second type, and the first and second half rings being separated from each other by areas of insulating material connected to the moat, each of the first and second half rings surrounding about half of the central construction and about half of the moat, said half of the central construction including one of the first and second diffusions of the second type of the central construction and one of the first and second areas of insulating material.
2. The ESD protection structure of claim 1 wherein the active devices are SCRs.
3. The ESD protection structure of claim 1 wherein the first and second inner diffusions cover about one-quarter of the circumference of the central diffusion.
4. The ESD protection structure of claim 1 wherein the insulating material is Field Oxide.
5. An ESD protection structure for an internal circuit of an Integrated Circuit (IC) comprising:
a circuit having subcircuits providing an active device controlling each ESD discharge path, namely ND, PD, PS, NS, DS, and SD; and said circuit comprising:
a) a central construction having:
i) a central well of a first conductive type having therein a central diffusion of a first type, and
ii) the central diffusion surrounded over first and second about-quarter lengths of its circumference by first and second inner diffusions of a second type, respectively, at opposite sides of the central diffusion circumference; he first and second inner diffusions being separated by first and second about-quarter length areas of Field Oxide insulation;
b) a distal construction surrounding the central construction and having:
i) a moat of Field Oxide insulation surrounding the central construction, the moat including the first and second about-quarter length areas of Field Oxide insulation between the first and second inner diffusions,
ii) a second level construction outside of the moat including second and third wells of the first conductive type having third and fourth diffusions of the second type, the third and fourth diffusions of the second type occupying the areas surrounding the first and second about-quarter length areas of Field Oxide insulation of the central construction, and
first and second half rings being diffusions of the first type, the first and second half rings being distal from and adjacent to each of the third and fourth diffusions of the second type, and the first and second half rings being separated from each other by areas of Field Oxide insulation connected to the moat, each of the first and second half rings surrounding about half of the central construction and the moat, said half of the central construction including one of the first and second diffusions of the second type of the central construction and one of the first and second about-quarter length areas of Field Oxide insulation.
6. The ESD protection structure of claim 5 further including an unbroken guard ring of the first conductive type surrounding the half rings and separated therefrom by a ring of Field Oxide.
7. The ESD protection structure of claim 5 being under a bonding pad of the IC.
8. The ESD protection structure of claim 5 at least partially surrounding a bonding pad of the IC.
9. The ESD protection structure of claim 5 wherein the first and second inner diffusions of a second type are substantially L-shaped with the bend of said L-shape being rounded on at least a distal edge thereof.
10. The ESD protection structure of claim 5 wherein the third and fourth diffusions of a second type are substantially L-shaped with the bend of said L-shape being rounded on at least a distal edge thereof.
11. The ESD protection structure of claim 5 wherein the first and second half rings of a first type are substantially U-shaped with the bend of said U-shape being rounded on at least a distal edge thereof.
12. The ESD protection structure of claim 5 wherein the I/O terminal electrically contacts the central construction.
13. The ESD protection structure of claim 5 wherein the VDD terminal electrically contacts a first half of the second level construction.
14. The ESD protection structure of claim 5 wherein the VSS or Ground terminal electrically contacts a second half of the second level construction.
15. The ESD protection structure of claim 5 wherein the diffusions and half rings have substantially constant radii.
16. The ESD protection structure of claim 5 wherein the first diffusion type is P+.
17. The ESD protection structure of claim 16 wherein the first conductive type is P.
18. The ESD protection structure of claim 5 wherein the first diffusion type is N+.
19. An ESD protection structure for an internal circuit of an Integrated Circuit (IC) comprising:
a circuit providing an SCR in each ESD discharge path, and the circuit comprised of a substantially bilaterally symmetrical structure having:
a) a central construction having:
i) a central well of a first conductive type having therein a central diffusion of a first type, and
ii) the central diffusion surrounded over first and second about-quarter lengths of its circumference by first and second inner diffusions of a second type, respectively, at opposite sides of the central diffusion circumference, the first and second inner diffusions being separated by first and second about-quarter length areas of Field Oxide insulation;
b) a distal construction surrounding the central construction and having:
i) an unbroken moat of Field Oxide insulation surrounding the central construction,
ii) a second level construction outside of the moat including second and third wells of the first conductive type having third and fourth diffusions of the second type, the third and fourth diffusions of the second type occupying the areas surrounding the first and second about-quarter length areas of Field Oxide insulation of the central construction, and
first and second half rings being diffusions of the first type, the first and second half rings being distal from, and adjacent to, each of the third and fourth diffusions of the second type, and the first and second half rings being separated from each other by areas of Field Oxide insulation connected to the moat, each of the first and second half rings surrounding about half of the central construction and the moat, said half of the central construction including one of the first and second diffusions of the second type of the central construction and one of thc first and second about-quarter lengths areas of Field Oxide insulation.
20. The ESD protection structure for an internal circuit of an Integrated Circuit (IC) of claim 19 further comprising:
said circuit comprised of a substantially bilaterally and not radially symmetrical structure.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/114,150 US6635931B1 (en) | 2002-04-02 | 2002-04-02 | Bonding pad-oriented all-mode ESD protection structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/114,150 US6635931B1 (en) | 2002-04-02 | 2002-04-02 | Bonding pad-oriented all-mode ESD protection structure |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030183879A1 true US20030183879A1 (en) | 2003-10-02 |
US6635931B1 US6635931B1 (en) | 2003-10-21 |
Family
ID=28453745
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/114,150 Expired - Fee Related US6635931B1 (en) | 2002-04-02 | 2002-04-02 | Bonding pad-oriented all-mode ESD protection structure |
Country Status (1)
Country | Link |
---|---|
US (1) | US6635931B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110121394A1 (en) * | 2009-11-24 | 2011-05-26 | Nuvoton Technology Corporation | Chip and electrostatic discharge protection device thereof |
US20150014825A1 (en) * | 2013-07-15 | 2015-01-15 | United Microelectronics Corp. | Esd protection device |
EP4020551A4 (en) * | 2020-05-12 | 2022-12-28 | Changxin Memory Technologies, Inc. | Electrostatic protection circuit |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050189648A1 (en) * | 2004-01-30 | 2005-09-01 | Matsushita Elec. Ind. Co. Ltd. | Semiconductor device |
US7042028B1 (en) * | 2005-03-14 | 2006-05-09 | System General Corp. | Electrostatic discharge device |
TWI257698B (en) * | 2005-07-22 | 2006-07-01 | Winbond Electronics Corp | Device for electrostatic discharge protection |
US7589359B1 (en) | 2008-07-25 | 2009-09-15 | United Microelectronics Corp. | Silicon controlled rectifier |
US8390971B2 (en) * | 2008-09-11 | 2013-03-05 | Nxp B.V. | Protection for an integrated circuit |
US9716016B2 (en) * | 2012-12-20 | 2017-07-25 | Taiwan Semiconductor Manufacturing Company Limited | Electrostatic discharge (ESD) clamp |
US9476926B2 (en) | 2013-02-21 | 2016-10-25 | HGST Netherlands B.V. | Real time electrostatic discharge (ESD) detection |
US11936179B2 (en) * | 2022-03-11 | 2024-03-19 | Changxin Memory Technologies, Inc. | Electrostatic discharge protection circuit |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4595941A (en) | 1980-12-03 | 1986-06-17 | Rca Corporation | Protection circuit for integrated circuit devices |
US4870530A (en) | 1988-06-27 | 1989-09-26 | Advanced Micro Devices, Inc. | Electrostatic discharge protection circuitry for any two external pins of an I.C. package |
US4896243A (en) | 1988-12-20 | 1990-01-23 | Texas Instruments Incorporated | Efficient ESD input protection scheme |
US5359211A (en) | 1991-07-18 | 1994-10-25 | Harris Corporation | High voltage protection using SCRs |
US5208719A (en) | 1991-08-20 | 1993-05-04 | Vlsi Technology, Inc. | Output pad electrostatic discharge protection circuit for mos devices |
US5416351A (en) | 1991-10-30 | 1995-05-16 | Harris Corporation | Electrostatic discharge protection |
US5272371A (en) * | 1991-11-19 | 1993-12-21 | Sgs-Thomson Microelectronics, Inc. | Electrostatic discharge protection structure |
US5291123A (en) | 1992-09-09 | 1994-03-01 | Hewlett-Packard Company | Precision reference current generator |
US5440151A (en) | 1993-04-09 | 1995-08-08 | Matra Mhs | Electrostatic discharge protection device for MOS integrated circuits |
US5616943A (en) | 1993-09-29 | 1997-04-01 | At&T Global Information Solutions Company | Electrostatic discharge protection system for mixed voltage application specific integrated circuit design |
US5646808A (en) | 1994-08-05 | 1997-07-08 | Kawasaki Steel Corporation | Electrostatic breakdown protection circuit for a semiconductor integrated circuit device |
US5652689A (en) | 1994-08-29 | 1997-07-29 | United Microelectronics Corporation | ESD protection circuit located under protected bonding pad |
JPH0888323A (en) | 1994-09-19 | 1996-04-02 | Nippondenso Co Ltd | Semiconductor integrated circuit device |
JP2636773B2 (en) | 1995-01-25 | 1997-07-30 | 日本電気株式会社 | Semiconductor integrated circuit device |
US5572394A (en) | 1995-04-06 | 1996-11-05 | Industrial Technology Research Institute | CMOS on-chip four-LVTSCR ESD protection scheme |
US5637887A (en) | 1995-06-07 | 1997-06-10 | Lsi Logic Corporation | Silicon controller rectifier (SCR) with capacitive trigger |
US5682047A (en) | 1995-06-07 | 1997-10-28 | Lsi Logic Corporation | Input-output (I/O) structure with capacitively triggered thyristor for electrostatic discharge (ESD) protection |
US5615073A (en) | 1995-06-22 | 1997-03-25 | National Semiconductor Corporation | Electrostatic discharge protection apparatus |
JP2850801B2 (en) | 1995-07-28 | 1999-01-27 | 日本電気株式会社 | Semiconductor element |
US5656967A (en) | 1995-08-07 | 1997-08-12 | Micron Technology, Inc. | Two-stage fusible electrostatic discharge protection circuit |
US5739998A (en) | 1996-07-12 | 1998-04-14 | Kabushiki Kaisha Toshiba | Protective circuit and semiconductor integrated circuit incorporating protective circuit |
TW312047B (en) | 1996-07-19 | 1997-08-01 | Winbond Electronics Corp | Low voltage triggered electrostatic discharge protection circuit |
US5754879A (en) | 1996-09-23 | 1998-05-19 | Motorola, Inc. | Integrated circuit for external bus interface having programmable mode select by selectively bonding one of the bond pads to a reset terminal via a conductive wire |
DE69724575T2 (en) | 1996-11-25 | 2004-06-24 | Texas Instruments Inc., Dallas | Integrated circuit |
US5917220A (en) | 1996-12-31 | 1999-06-29 | Stmicroelectronics, Inc. | Integrated circuit with improved overvoltage protection |
US5901022A (en) | 1997-02-24 | 1999-05-04 | Industrial Technology Research Inst. | Charged device mode ESD protection circuit |
US6525609B1 (en) | 1998-11-12 | 2003-02-25 | Broadcom Corporation | Large gain range, high linearity, low noise MOS VGA |
EP1145318B1 (en) | 1999-01-15 | 2015-12-30 | Broadcom Corporation | System and method for esd protection |
ATE247338T1 (en) | 1999-04-13 | 2003-08-15 | Broadcom Corp | VARIABLE GAIN MOS AMPLIFIER |
-
2002
- 2002-04-02 US US10/114,150 patent/US6635931B1/en not_active Expired - Fee Related
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110121394A1 (en) * | 2009-11-24 | 2011-05-26 | Nuvoton Technology Corporation | Chip and electrostatic discharge protection device thereof |
US8384158B2 (en) * | 2009-11-24 | 2013-02-26 | Nuvoton Technology Corporation | Chip and electrostatic discharge protection device thereof |
TWI399844B (en) * | 2009-11-24 | 2013-06-21 | Nuvoton Technology Corp | Chip and electrostatic discharge protection device thereof |
US20150014825A1 (en) * | 2013-07-15 | 2015-01-15 | United Microelectronics Corp. | Esd protection device |
EP4020551A4 (en) * | 2020-05-12 | 2022-12-28 | Changxin Memory Technologies, Inc. | Electrostatic protection circuit |
US11791625B2 (en) | 2020-05-12 | 2023-10-17 | Changxin Memory Technologies, Inc. | Electrostatic protection circuit |
Also Published As
Publication number | Publication date |
---|---|
US6635931B1 (en) | 2003-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7601991B2 (en) | On-chip structure for electrostatic discharge (ESD) protection | |
US9171832B2 (en) | Analog switch with high bipolar blocking voltage in low voltage CMOS process | |
US7106562B2 (en) | Protection circuit section for semiconductor circuit system | |
US6512662B1 (en) | Single structure all-direction ESD protection for integrated circuits | |
US7244992B2 (en) | Turn-on-efficient bipolar structures with deep N-well for on-chip ESD protection | |
JP2815561B2 (en) | CMOS electrostatic discharge protection circuit using low voltage triggered silicon controlled rectifier | |
US5616943A (en) | Electrostatic discharge protection system for mixed voltage application specific integrated circuit design | |
US10068893B2 (en) | Diode-based ESD concept for DEMOS protection | |
US20030075726A1 (en) | Method of forming a substrate-triggered scr device in cmos technology | |
US7763908B2 (en) | Design of silicon-controlled rectifier by considering electrostatic discharge robustness in human-body model and charged-device model devices | |
Ker et al. | Complementary-LVTSCR ESD protection circuit for submicron CMOS VLSI/ULSI | |
US20120091530A1 (en) | Low trigger voltage electrostatic discharge NFET in triple well CMOS technology | |
US7986502B2 (en) | High trigger current silicon controlled rectifier | |
US6603177B2 (en) | Electrostatic discharge protection circuit device | |
US20170012036A1 (en) | Electrostatic Discharge Protection Device Comprising a Silicon Controlled Rectifier | |
US6635931B1 (en) | Bonding pad-oriented all-mode ESD protection structure | |
US7456440B2 (en) | Electrostatic protection device | |
US6800906B2 (en) | Electrostatic discharge protection circuit | |
JP2007012864A (en) | Electrostatic discharge protection circuit | |
Chang et al. | Using Schottky barrier diode to improve latch-up immunity for CMOS ICs operating with negative voltage sources | |
US5892262A (en) | Capacitor-triggered electrostatic discharge protection circuit | |
US9019670B2 (en) | Bi-directional ESD protection circuit | |
US7023676B2 (en) | Low-voltage triggered PNP for ESD protection in mixed voltage I/O interface | |
Ker et al. | ESD protection design for CMOS RF integrated circuits | |
JP2005268379A (en) | Low-capacitance esd protective circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ILLINOIS INSTITUTE OF TECHNOLOGY, ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WANG, ALBERT ZIHUI;REEL/FRAME:012758/0376 Effective date: 20020329 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20111021 |