US20030169095A1 - Electrical antifuse with external capacitance - Google Patents
Electrical antifuse with external capacitance Download PDFInfo
- Publication number
- US20030169095A1 US20030169095A1 US10/092,114 US9211402A US2003169095A1 US 20030169095 A1 US20030169095 A1 US 20030169095A1 US 9211402 A US9211402 A US 9211402A US 2003169095 A1 US2003169095 A1 US 2003169095A1
- Authority
- US
- United States
- Prior art keywords
- antifuse
- conductive
- field effect
- effect transistor
- dielectric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/18—Auxiliary circuits, e.g. for writing into memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
Definitions
- the present invention relates to the field of semiconductors and, more particularly, to programmable antifuse elements in semiconductor memory devices.
- Integrated circuits often require selectively programmable electrical connections between circuit nodes. Such connections can be implemented by use of an antifuse link which is programmable to interconnect electrodes.
- antifuses are often used in memory cell arrays such as dynamic random access memories in which failing cell addresses are remapped to functional cell addresses by selective programming of antifuses.
- antifuses are fabricated with conductive electrical terminals separated by a dielectric layer. In an “off” state, the anti-fuse has a high resistance between its terminals.
- the antifuse can be programmed to an “on” state (i.e., a low resistance) by breaking down the interposed dielectric to form a conductive link between the antifuse terminals as described in U.S. Pat. No. 5,257,222, entitled “Antifuse Programming By Transistor Snap-Back”.
- Evaluation circuits attached to the anti-fuse are used to differentiate between the high resistance of the intact oxide (R off ) and the lowered resistance of the damaged oxide (R on ).
- Typical values for R off are in the range of 10 12 ohms.
- the range of R on largely depends on the parameters during the blow process. High blow voltage and high blow current generally lead to lower R on resistances. However, it is desired to minimize those two parameters in order to reduce the size of the associated circuits (e.g. blow voltage generator, blow transistor, wiring, etc.). In current designs, a compromise is made to balance the minimum current needed to reliably blow the antifuse and the area requirements of the blow transistor device to handle that current. From that perspective, values of R on in the range of 10 5 ohms to 10 ohms are common.
- the present invention achieves technical advantages as an apparatus, system and method of programming an antifuse comprising of a dielectric interposed between two conductive elements.
- One of the conductive elements is attached to a capacitor that is precharged to a set voltage.
- the antifuse is programmed to an “on” state by breaking down the interposed dielectric to form a conductive link between the antifuse terminals from the application of a programming voltage across the conductive elements. Responsive to the applied programming voltage, a field appears on the dielectric which leads to formation of conductive links across it. Electrical energy stored in the capacitor, in response to the formation of these conductive links, is immediately discharged through the links causing a more robust electrical connection between the conductive elements.
- a particular antifuse can be selected for programming, within an array of such devices, by applying the programming voltage only to the conductive elements of the selected antifuse.
- the capacitor can be common to a plurality of antifuses in which the capacitor's stored energy is applied to a select one of the plurality of antifuses, rendered operable by the application of the programming voltage to the conducting elements of the selected antifuse.
- FIG. 1 illustrates a field effect transistor antifuse and electrical connections for applying a programming voltage across the oxide dielectric
- FIG. 2A illustrates the formation of a filament after a programming voltage is applied across the dielectric
- FIG. 2B shows a graph of oxide current versus time during the application of a programming voltage
- FIG. 3 illustrates a field effect transistor with associated circuitry for applying a programming voltage across the dielectric in accordance with an exemplary embodiment of the present invention
- FIG. 4 illustrates an arrangement for applying a programming voltage across the dielectric of a select one of a plurality of field effect transistors in accordance with an exemplary embodiment of the present invention.
- the antifuse is a transistor antifuse where one conductive element is formed by the source 14 , drain 12 and body 13 which are electrically connected and a second conductive element is formed by the gate 16 with the gate oxide forming the interposed dielectric.
- the transistor antifuse 11 is programmed or “blown” by applying a sufficient field or “blow” voltage across the gate oxide via the body 13 and the gate 16 .
- the blow process results in a damaged gate-oxide or dielectric, which reduces the electrical resistance across the dielectric.
- the magnitude of the voltage needed to program the antifuse depends on several factors among which the thickness of the gate oxide should be considered.
- FIG. 2B shows the oxide current over a period of time with a blow voltage applied across the gate and the body.
- the several spikes in the current are due to the appearance and subsequent disappearance of the filaments.
- the final large spike indicates the catastrophic event caused by the formation of a stable filament.
- the resistance between the gate 16 and body 13 is reduced from a typical starting resistance of 10 12 ohms (un-programmed or unblown).
- the conductive filament 22 between the antifuse terminals is sometimes only marginally conductive, leaving a relatively high resistance, which is difficult to detect by evaluation circuits.
- FIG. 3 there is illustrated a field effect transistor (FET) antifuse 300 with associated circuitry for applying a programming voltage across the dielectric in accordance with an exemplary embodiment of the present invention.
- circuitry couples the body 370 , drain 320 and the source 340 to a power supply.
- a capacitor 350 or other similar electric energy storage device is included external to the FET antifuse 300 and serially coupled to the drain 320 , body 370 and the source 340 .
- the body 370 of the FET antifuse 300 can be connected to an integrated capacitor made on the same substrate. Further, the body 370 is electrically isolated from the substrate or other circuitry on the same chip by an isolation layer 380 .
- the FET antifuse 300 is programmed by the application of a positive voltage on the gate 360 so that a field appears across the gate-oxide 310 .
- the capacitor 350 which has been pre-charged to a set negative voltage, increases the field appearing across the gate-oxide 310 in addition to being a reservoir of some energy prior to the blow operation.
- the generation of the first links across the gate-oxide 310 provides a path for the immediate discharge, of the energy stored in the capacitor 350 , across the oxide 310 .
- This additional energy enables the formation of additional links and/or increases the diameter of the first links that are formed across the oxide 310 .
- the magnitude of the additional energy is related to the capacitance and the pre-charge voltage as:
- E is the total energy available
- C is the capacitance
- Vdd is the pre-charge voltage.
- the magnitude of the pre-charge voltage used should be such that it does not damage the dielectric of an unselected fuse. Further, it is constrained by the nature of the isolation layer 380 . Typical values could range between ⁇ 1.5V and ⁇ 2.5V. The magnitude of the capacitance achievable depends on the area and the type of capacitor used. Typical values ranges between 1 nanoFarad and 300 nanoFarads.
- the capacitor 350 can be adapted to be common to an array of antifuses (further discussed herein) thus decreasing the total area occupied by the antifuses. Further, the capacitor 350 can be integrated with the FET antifuse in a standard CMOS process used for the manufacture of integrated circuits. A suitable way to integrate a capacitor of necessary capacity within close proximity to the antifuse is the by the use of devices such as Metal Insulator Metal Capacitors (MIMCAP) or Deep Trench (DT) capacitors.
- MIMCAP Metal Insulator Metal Capacitors
- DT Deep Trench
- Vdd is applied to capacitor 350 which precharges it to a predetermined voltage level.
- the maximum desirable value of Vdd is limited by the thickness of the gate oxide, as an excessively large voltage could damage the gate oxide even prior to programming and by the type of isolation 380 of the transistor.
- Vdd is in the range of approximately ⁇ 1.5 to ⁇ 2.5 V and the gate oxide ranges between 20 angstroms to 35 angstroms.
- a bias voltage hereinafter referred to as Vblow
- Vblow is applied to the gate 360 in which Vblow is preferably in the range of 5V to 8V.
- the first conductive links are formed in the gate-oxide 310 . It is important to note that the voltage Vdd in itself, without Vblow, is not high enough to start this process, for in such a case the ability to select a specific antifuse to be programmed would be lost.
- the stored energy in the capacitor 350 is instantaneously discharged across the damaged gate-oxide 310 , which forms additional conductive links and/or causes the increase of the diameter of the first formed conductive links.
- the resistance of the antifuse 300 is lowered to a range of approximately 10 3 to 10 4 ohms while without the capacitor typical final resistances range from 10 6 to 10 8 ohms.
- the additional conductive links and/or increased diameter of the first formed conductive links also improve the reliability and consistency of the blow operation.
- FIG. 4 there is illustrated an arrangement for applying a programming voltage across the dielectric of a select one of a plurality of field effect transistor antifuses in accordance with an exemplary embodiment of the present invention.
- the circuitry is adapted to couple, in parallel, aplurality of FET antifuses with a common capacitor 350 .
- Vblow and Vdd are chosen such that only those antifuses to which Vblow is applied are programmed.
- Vdd is applied to the body 370 of all the antifuses and also serves to precharge the capacitor 350 .
- Vdd can be applied through a switch 410 .
- Vblow can be selectively applied to different ones of the FET gates 360 (e.g. by suitable logic circuitry) so that only those antifuses that are selected are blown. Note that only two antifuses are explicitly shown, however, many other antifuses can be included, as indicated in FIG. 4. In the programmed antifuse, conductive filaments are formed, while in the remaining antifuses they are not, as the field across their gate oxides is
- CMOS memory devices are made of individual memory cells and include redundant cells for faulty memory cell replacement.
- a test program can locate faulty memory cells and subsequently appropriately coupled antifuses, such as described above, are blown so that they enable the replacement of the faulty cells with the redundant cells.
- a collection of antifuses can also be used as Programmable Read Only Memory elements (PROM) or for customizable chips (Field Programmable Gate Arrays).
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Read Only Memory (AREA)
Abstract
Description
- 1. Technical Field of the Invention
- The present invention relates to the field of semiconductors and, more particularly, to programmable antifuse elements in semiconductor memory devices.
- 2. Description of the Related Art
- Integrated circuits often require selectively programmable electrical connections between circuit nodes. Such connections can be implemented by use of an antifuse link which is programmable to interconnect electrodes. For example, antifuses are often used in memory cell arrays such as dynamic random access memories in which failing cell addresses are remapped to functional cell addresses by selective programming of antifuses.
- Generally, antifuses are fabricated with conductive electrical terminals separated by a dielectric layer. In an “off” state, the anti-fuse has a high resistance between its terminals. The antifuse can be programmed to an “on” state (i.e., a low resistance) by breaking down the interposed dielectric to form a conductive link between the antifuse terminals as described in U.S. Pat. No. 5,257,222, entitled “Antifuse Programming By Transistor Snap-Back”.
- Other currently applied antifuse types are structures based on a conventional MOS transistor. Here the MOS transistor is not used in the conventional sense, either as an amplifier or as a switching element, but as a configuration for realizing a dielectric layer (‘Gate-oxide’) interposed between the gate, source and drain. Such a transistor antifuse is programmed or “blown” by applying a sufficient field or “blow” voltage across the gate oxide of the MOS transistor. The blow process results in a damaged dielectric, which reduces the electrical resistance across the dielectric. Although this blow voltage must reach a threshold value for any breakage to occur in the dielectric, the final resistance resulting from this breakage is lowered if more energy is applied to the antifuse dielectric.
- Evaluation circuits attached to the anti-fuse are used to differentiate between the high resistance of the intact oxide (Roff) and the lowered resistance of the damaged oxide (Ron). The larger the resistance of a programmed antifuse in a memory cell the harder it becomes to determine the status of the antifuse (blown versus unblown).
- Typical values for Roff are in the range of 1012 ohms. The range of Ron largely depends on the parameters during the blow process. High blow voltage and high blow current generally lead to lower Ron resistances. However, it is desired to minimize those two parameters in order to reduce the size of the associated circuits (e.g. blow voltage generator, blow transistor, wiring, etc.). In current designs, a compromise is made to balance the minimum current needed to reliably blow the antifuse and the area requirements of the blow transistor device to handle that current. From that perspective, values of Ron in the range of 105 ohms to 10 ohms are common. However, with this range of Ron, commonly used evaluation circuits are not able to accurately distinguish an unblown anti-fuse and a blown anti-fuse exhibiting the relatively high Ron values. Thus, an antifuse may erroneously be detected as un-programmed if the blown antifuse resistance Ron is sufficiently large.
- Thus, there is a need for an improved approach to programming an antifuse which provides a more robust electrical connection which is readily verifiable and distinguishable from an un-programmed antifuse.
- The present invention achieves technical advantages as an apparatus, system and method of programming an antifuse comprising of a dielectric interposed between two conductive elements. One of the conductive elements is attached to a capacitor that is precharged to a set voltage. The antifuse is programmed to an “on” state by breaking down the interposed dielectric to form a conductive link between the antifuse terminals from the application of a programming voltage across the conductive elements. Responsive to the applied programming voltage, a field appears on the dielectric which leads to formation of conductive links across it. Electrical energy stored in the capacitor, in response to the formation of these conductive links, is immediately discharged through the links causing a more robust electrical connection between the conductive elements. A particular antifuse can be selected for programming, within an array of such devices, by applying the programming voltage only to the conductive elements of the selected antifuse. Further, the capacitor can be common to a plurality of antifuses in which the capacitor's stored energy is applied to a select one of the plurality of antifuses, rendered operable by the application of the programming voltage to the conducting elements of the selected antifuse.
- For a more complete understanding of the present invention, reference is made to the following detailed description taken in conjunction with the accompanying drawings wherein:
- FIG. 1 illustrates a field effect transistor antifuse and electrical connections for applying a programming voltage across the oxide dielectric;
- FIG. 2A illustrates the formation of a filament after a programming voltage is applied across the dielectric;
- FIG. 2B shows a graph of oxide current versus time during the application of a programming voltage;
- FIG. 3 illustrates a field effect transistor with associated circuitry for applying a programming voltage across the dielectric in accordance with an exemplary embodiment of the present invention; and
- FIG. 4 illustrates an arrangement for applying a programming voltage across the dielectric of a select one of a plurality of field effect transistors in accordance with an exemplary embodiment of the present invention.
- The numerous innovative teachings of the present application will be described with particular reference to the presently preferred exemplary embodiments. However, it should be understood that this class of embodiments provides only a few examples of the many advantageous uses and innovative teachings herein. In general, statements made in the specification of the present application do not necessarily delimit any of the various claimed inventions. Moreover, some statements may apply to some inventive features, but not to others.
- Throughout the drawings, it is noted that the same reference numerals or letters will be used to designate like or equivalent elements having the same function. A detailed description of known functions and constructions unnecessarily obscuring the subject matter of the present invention have been omitted for clarity.
- Referring now to FIG. 1 there is illustrated a biasing arrangement for a
MOS transistor antifuse 11 in accordance with an exemplary embodiment of the present invention. In this embodiment, the antifuse is a transistor antifuse where one conductive element is formed by thesource 14,drain 12 andbody 13 which are electrically connected and a second conductive element is formed by thegate 16 with the gate oxide forming the interposed dielectric. Thetransistor antifuse 11 is programmed or “blown” by applying a sufficient field or “blow” voltage across the gate oxide via thebody 13 and thegate 16. The blow process results in a damaged gate-oxide or dielectric, which reduces the electrical resistance across the dielectric. The magnitude of the voltage needed to program the antifuse depends on several factors among which the thickness of the gate oxide should be considered. - As the blow voltage is applied, quasi breakdown events are initiated in the gate oxide resulting in the formation of local charge centers or ‘traps’22 (FIG. 2A). When a sufficient number of traps are created they tend to join together, due to the applied field as a
conductive filament 21, as exemplified in FIG. 2A. This conductive filament enables current to flow thus drawing energy into the system from the power source. Sometimes this filament may disappear due to this energy dissipation but only to reappear at a different location. After a number of such events, there is a catastrophic event (illustrated as a plot diagram in FIG. 2B) that causes the formation of a stable filament resulting in the final low resistance state. - FIG. 2B shows the oxide current over a period of time with a blow voltage applied across the gate and the body. The several spikes in the current are due to the appearance and subsequent disappearance of the filaments. The final large spike indicates the catastrophic event caused by the formation of a stable filament. After programming (blown), the resistance between the
gate 16 andbody 13 is reduced from a typical starting resistance of 1012 ohms (un-programmed or unblown). However, theconductive filament 22 between the antifuse terminals is sometimes only marginally conductive, leaving a relatively high resistance, which is difficult to detect by evaluation circuits. - Referring now to FIG. 3 there is illustrated a field effect transistor (FET) antifuse300 with associated circuitry for applying a programming voltage across the dielectric in accordance with an exemplary embodiment of the present invention. As shown, circuitry couples the
body 370, drain 320 and thesource 340 to a power supply. In addition, acapacitor 350 or other similar electric energy storage device is included external to the FET antifuse 300 and serially coupled to thedrain 320,body 370 and thesource 340. Thebody 370 of the FET antifuse 300 can be connected to an integrated capacitor made on the same substrate. Further, thebody 370 is electrically isolated from the substrate or other circuitry on the same chip by anisolation layer 380. - In this embodiment of the invention, the FET antifuse300 is programmed by the application of a positive voltage on the
gate 360 so that a field appears across the gate-oxide 310. Thecapacitor 350, which has been pre-charged to a set negative voltage, increases the field appearing across the gate-oxide 310 in addition to being a reservoir of some energy prior to the blow operation. When the gate voltage is applied, the generation of the first links across the gate-oxide 310 provides a path for the immediate discharge, of the energy stored in thecapacitor 350, across theoxide 310. This additional energy enables the formation of additional links and/or increases the diameter of the first links that are formed across theoxide 310. The magnitude of the additional energy is related to the capacitance and the pre-charge voltage as: - E=½C Vdd 2.
- Where E is the total energy available, C is the capacitance and Vdd is the pre-charge voltage. The magnitude of the pre-charge voltage used should be such that it does not damage the dielectric of an unselected fuse. Further, it is constrained by the nature of the
isolation layer 380. Typical values could range between −1.5V and −2.5V. The magnitude of the capacitance achievable depends on the area and the type of capacitor used. Typical values ranges between 1 nanoFarad and 300 nanoFarads. - In addition, the
capacitor 350 can be adapted to be common to an array of antifuses (further discussed herein) thus decreasing the total area occupied by the antifuses. Further, thecapacitor 350 can be integrated with the FET antifuse in a standard CMOS process used for the manufacture of integrated circuits. A suitable way to integrate a capacitor of necessary capacity within close proximity to the antifuse is the by the use of devices such as Metal Insulator Metal Capacitors (MIMCAP) or Deep Trench (DT) capacitors. - For the programming operation, Vdd is applied to
capacitor 350 which precharges it to a predetermined voltage level. The maximum desirable value of Vdd is limited by the thickness of the gate oxide, as an excessively large voltage could damage the gate oxide even prior to programming and by the type ofisolation 380 of the transistor. In this embodiment, Vdd is in the range of approximately −1.5 to −2.5 V and the gate oxide ranges between 20 angstroms to 35 angstroms. Further, a bias voltage (hereinafter referred to as Vblow) is applied to thegate 360 in which Vblow is preferably in the range of 5V to 8V. Although the same field in the oxide can be obtained by using the same voltages but of the opposite polarity, it is believed that the programming is enhanced with this particular choice of the polarity. - Following the application of Vblow, the first conductive links are formed in the gate-
oxide 310. It is important to note that the voltage Vdd in itself, without Vblow, is not high enough to start this process, for in such a case the ability to select a specific antifuse to be programmed would be lost. The stored energy in thecapacitor 350 is instantaneously discharged across the damaged gate-oxide 310, which forms additional conductive links and/or causes the increase of the diameter of the first formed conductive links. With this programming approach, the resistance of theantifuse 300 is lowered to a range of approximately 103 to 104 ohms while without the capacitor typical final resistances range from 106 to 108 ohms. The additional conductive links and/or increased diameter of the first formed conductive links also improve the reliability and consistency of the blow operation. - Referring now to FIG. 4 there is illustrated an arrangement for applying a programming voltage across the dielectric of a select one of a plurality of field effect transistor antifuses in accordance with an exemplary embodiment of the present invention. The circuitry is adapted to couple, in parallel, aplurality of FET antifuses with a
common capacitor 350. Vblow and Vdd are chosen such that only those antifuses to which Vblow is applied are programmed. Vdd is applied to thebody 370 of all the antifuses and also serves to precharge thecapacitor 350. Vdd can be applied through aswitch 410. Vblow can be selectively applied to different ones of the FET gates 360 (e.g. by suitable logic circuitry) so that only those antifuses that are selected are blown. Note that only two antifuses are explicitly shown, however, many other antifuses can be included, as indicated in FIG. 4. In the programmed antifuse, conductive filaments are formed, while in the remaining antifuses they are not, as the field across their gate oxides is lower. - The above described capacitor arrangements can be easily integrated into the standard process used in the manufacture of CMOS memory devices. Generally, such memory devices are made of individual memory cells and include redundant cells for faulty memory cell replacement. A test program can locate faulty memory cells and subsequently appropriately coupled antifuses, such as described above, are blown so that they enable the replacement of the faulty cells with the redundant cells. A collection of antifuses can also be used as Programmable Read Only Memory elements (PROM) or for customizable chips (Field Programmable Gate Arrays).
- It should be noted that although the present embodiments have been described in terms of programming a FET transistor antifuse, the present invention can be implemented with other types of antifuses in which a dielectric is interposed between conductive elements.
- Although a preferred embodiment of the method, apparatus, and system of the present invention has been illustrated in the accompanied drawings and described in the foregoing Detailed Description, it is understood that the invention is not limited to the embodiments disclosed, but is capable of numerous rearrangements, modifications, and substitutions without departing from the spirit of the invention as set forth and defined by the following claims.
Claims (20)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/092,114 US6617914B1 (en) | 2002-03-05 | 2002-03-05 | Electrical antifuse with external capacitance |
PCT/EP2003/002243 WO2003075346A2 (en) | 2002-03-05 | 2003-03-05 | Electrical antifuse with external capacitance used for programming |
EP03743379A EP1485921B1 (en) | 2002-03-05 | 2003-03-05 | Electrical antifuse with external capacitance used for programming |
DE60314099T DE60314099T2 (en) | 2002-03-05 | 2003-03-05 | ELECTRIC ANTI-MEL CONNECTION WITH EXTERNAL CAPACITY FOR PROGRAMMING |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/092,114 US6617914B1 (en) | 2002-03-05 | 2002-03-05 | Electrical antifuse with external capacitance |
Publications (2)
Publication Number | Publication Date |
---|---|
US6617914B1 US6617914B1 (en) | 2003-09-09 |
US20030169095A1 true US20030169095A1 (en) | 2003-09-11 |
Family
ID=27787792
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/092,114 Expired - Lifetime US6617914B1 (en) | 2002-03-05 | 2002-03-05 | Electrical antifuse with external capacitance |
Country Status (4)
Country | Link |
---|---|
US (1) | US6617914B1 (en) |
EP (1) | EP1485921B1 (en) |
DE (1) | DE60314099T2 (en) |
WO (1) | WO2003075346A2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040100850A1 (en) * | 2002-11-27 | 2004-05-27 | David Novosel | Non-volatile memory element integratable with standard cmos circuitry and related programming methods and embedded memories |
US20040100848A1 (en) * | 2002-11-27 | 2004-05-27 | David Novosel | Method of utilizing voltage gradients to guide dielectric breakdowns for non-volatile memory elements and related embedded memories |
US6816427B2 (en) | 2002-11-27 | 2004-11-09 | Novocell Semiconductor, Inc. | Method of utilizing a plurality of voltage pulses to program non-volatile memory elements and related embedded memories |
US7157782B1 (en) * | 2004-02-17 | 2007-01-02 | Altera Corporation | Electrically-programmable transistor antifuses |
US20070279086A1 (en) * | 2006-06-01 | 2007-12-06 | Wilcox William J | Antifuse programming circuit with snapback select transistor |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100694644B1 (en) * | 2003-04-11 | 2007-03-13 | 인터내셔널 비지네스 머신즈 코포레이션 | Programmable semiconductor electronic fuses |
US7149114B2 (en) * | 2004-03-17 | 2006-12-12 | Cypress Semiconductor Corp. | Latch circuit and method for writing and reading volatile and non-volatile data to and from the latch |
US7323761B2 (en) * | 2004-11-12 | 2008-01-29 | International Business Machines Corporation | Antifuse structure having an integrated heating element |
US8072834B2 (en) | 2005-08-25 | 2011-12-06 | Cypress Semiconductor Corporation | Line driver circuit and method with standby mode of operation |
US7678659B2 (en) * | 2005-09-26 | 2010-03-16 | Mediatek Inc. | Method of reducing current leakage in a metal insulator metal semiconductor capacitor and semiconductor capacitor thereof |
US7254078B1 (en) | 2006-02-22 | 2007-08-07 | International Business Machines Corporation | System and method for increasing reliability of electrical fuse programming |
US7821859B1 (en) | 2006-10-24 | 2010-10-26 | Cypress Semiconductor Corporation | Adaptive current sense amplifier with direct array access capability |
US7723820B2 (en) * | 2006-12-28 | 2010-05-25 | International Business Machines Corporation | Transistor based antifuse with integrated heating element |
US8004059B2 (en) | 2007-01-12 | 2011-08-23 | International Business Machines Corporation | eFuse containing SiGe stack |
US20080170457A1 (en) * | 2007-01-12 | 2008-07-17 | International Business Machines Corporation | Method for sensing a signal in an integrated circuit complementary fuse arrangement |
US7851885B2 (en) * | 2007-03-07 | 2010-12-14 | International Business Machines Corporation | Methods and systems involving electrically programmable fuses |
US20080218247A1 (en) * | 2007-03-07 | 2008-09-11 | International Business Machines Corporation | Method for automatically adjusting electrical fuse programming voltage |
US7714326B2 (en) * | 2007-03-07 | 2010-05-11 | International Business Machines Corporation | Electrical antifuse with integrated sensor |
US7732893B2 (en) * | 2007-03-07 | 2010-06-08 | International Business Machines Corporation | Electrical fuse structure for higher post-programming resistance |
US7674691B2 (en) | 2007-03-07 | 2010-03-09 | International Business Machines Corporation | Method of manufacturing an electrical antifuse |
US7859906B1 (en) | 2007-03-30 | 2010-12-28 | Cypress Semiconductor Corporation | Circuit and method to increase read margin in non-volatile memories using a differential sensing circuit |
US7881118B2 (en) * | 2007-05-25 | 2011-02-01 | Cypress Semiconductor Corporation | Sense transistor protection for memory programming |
US7564707B2 (en) * | 2007-08-22 | 2009-07-21 | Zerog Wireless, Inc. | One-time programmable non-volatile memory |
US8395923B2 (en) * | 2008-12-30 | 2013-03-12 | Intel Corporation | Antifuse programmable memory array |
JP2015026709A (en) * | 2013-07-26 | 2015-02-05 | マイクロン テクノロジー, インク. | Semiconductor device |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4937465A (en) * | 1988-12-08 | 1990-06-26 | Micron Technology, Inc. | Semiconductor fuse blowing and verifying method and apparatus |
US5257222A (en) | 1992-01-14 | 1993-10-26 | Micron Technology, Inc. | Antifuse programming by transistor snap-back |
US5316971A (en) * | 1992-09-18 | 1994-05-31 | Actel Corporation | Methods for programming antifuses having at least one metal electrode |
US5463244A (en) * | 1994-05-26 | 1995-10-31 | Symetrix Corporation | Antifuse programmable element using ferroelectric material |
US5896041A (en) * | 1996-05-28 | 1999-04-20 | Micron Technology, Inc. | Method and apparatus for programming anti-fuses using internally generated programming voltage |
US5793224A (en) * | 1996-06-18 | 1998-08-11 | Micron Technology, Inc. | Voltage generator for antifuse programming |
JP2000133717A (en) * | 1998-10-26 | 2000-05-12 | Mitsubishi Electric Corp | Semiconductor device |
JP2000200498A (en) * | 1999-01-05 | 2000-07-18 | Mitsubishi Electric Corp | Semiconductor device |
US6096580A (en) * | 1999-09-24 | 2000-08-01 | International Business Machines Corporation | Low programming voltage anti-fuse |
-
2002
- 2002-03-05 US US10/092,114 patent/US6617914B1/en not_active Expired - Lifetime
-
2003
- 2003-03-05 EP EP03743379A patent/EP1485921B1/en not_active Expired - Fee Related
- 2003-03-05 DE DE60314099T patent/DE60314099T2/en not_active Expired - Lifetime
- 2003-03-05 WO PCT/EP2003/002243 patent/WO2003075346A2/en active IP Right Grant
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040100850A1 (en) * | 2002-11-27 | 2004-05-27 | David Novosel | Non-volatile memory element integratable with standard cmos circuitry and related programming methods and embedded memories |
US20040100848A1 (en) * | 2002-11-27 | 2004-05-27 | David Novosel | Method of utilizing voltage gradients to guide dielectric breakdowns for non-volatile memory elements and related embedded memories |
US6775197B2 (en) * | 2002-11-27 | 2004-08-10 | Novocell Semiconductor, Inc. | Non-volatile memory element integratable with standard CMOS circuitry and related programming methods and embedded memories |
US6775171B2 (en) | 2002-11-27 | 2004-08-10 | Novocell Semiconductor, Inc. | Method of utilizing voltage gradients to guide dielectric breakdowns for non-volatile memory elements and related embedded memories |
US6816427B2 (en) | 2002-11-27 | 2004-11-09 | Novocell Semiconductor, Inc. | Method of utilizing a plurality of voltage pulses to program non-volatile memory elements and related embedded memories |
US7157782B1 (en) * | 2004-02-17 | 2007-01-02 | Altera Corporation | Electrically-programmable transistor antifuses |
US7772591B1 (en) | 2004-02-17 | 2010-08-10 | Altera Corporation | Electrically-programmable transistor antifuses |
US20070279086A1 (en) * | 2006-06-01 | 2007-12-06 | Wilcox William J | Antifuse programming circuit with snapback select transistor |
US7915916B2 (en) * | 2006-06-01 | 2011-03-29 | Micron Technology, Inc. | Antifuse programming circuit with snapback select transistor |
Also Published As
Publication number | Publication date |
---|---|
DE60314099D1 (en) | 2007-07-12 |
US6617914B1 (en) | 2003-09-09 |
WO2003075346A2 (en) | 2003-09-12 |
WO2003075346A3 (en) | 2004-03-11 |
EP1485921B1 (en) | 2007-05-30 |
DE60314099T2 (en) | 2008-01-31 |
EP1485921A2 (en) | 2004-12-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6617914B1 (en) | Electrical antifuse with external capacitance | |
US6346846B1 (en) | Methods and apparatus for blowing and sensing antifuses | |
US6240033B1 (en) | Antifuse circuitry for post-package DRAM repair | |
US6108260A (en) | Antifuse detect circuit | |
US5317532A (en) | Semiconductor memory device having voltage stress testing capability | |
KR100323174B1 (en) | Laser antifuse using gate capacitor | |
US20040217441A1 (en) | Area efficient stacking of antifuses in semiconductor device | |
WO2000044041A1 (en) | Semiconductor integrated circuit and manufacture thereof | |
US5663679A (en) | Thin film transistor redundancy structure | |
US6545926B2 (en) | Antifuse address detecting circuit programmable by applying a high voltage and semiconductor integrated circuit device provided with the same | |
US7531886B2 (en) | MOSFET fuse programmed by electromigration | |
US10186860B2 (en) | Electrostatic discharge device with fail-safe design | |
US6570806B2 (en) | System and method for improving DRAM single cell fail fixability and flexibility repair at module level and universal laser fuse/anti-fuse latch therefor | |
US6735108B2 (en) | ROM embedded DRAM with anti-fuse programming | |
US6597234B2 (en) | Anti-fuse circuit and method of operation | |
WO2005076357A1 (en) | Single-poly 2-transistor based fuse element | |
US7317603B2 (en) | Integrated circuit with electrostatic discharge protection | |
KR20010030493A (en) | Semiconductor device | |
US11785766B2 (en) | E-fuse | |
US7683456B2 (en) | Semiconductor devices, capacitor antifuses, dynamic random access memories, and cell plate bias connection methods | |
JP2004515061A (en) | Poly-fuse ROM having cell structure based on MOS device and method of reading and writing the same | |
US6606264B2 (en) | Programmable circuit and its method of operation | |
US20230170690A1 (en) | Electrostatic discharge and electrical overstress detection circuit | |
US8472234B2 (en) | Anti-fuse circuit and integrated circuit including the same | |
JP2000200498A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES NORTH AMERICA CORP., CALIFOR Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KOTHANDARAMAN, CHANDRASEKHARAN;REEL/FRAME:012675/0486 Effective date: 20020227 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;REEL/FRAME:013416/0985 Effective date: 20030110 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |