US20030168010A1 - Use of pulsed voltage in a plasma reactor - Google Patents
Use of pulsed voltage in a plasma reactor Download PDFInfo
- Publication number
- US20030168010A1 US20030168010A1 US10/408,521 US40852103A US2003168010A1 US 20030168010 A1 US20030168010 A1 US 20030168010A1 US 40852103 A US40852103 A US 40852103A US 2003168010 A1 US2003168010 A1 US 2003168010A1
- Authority
- US
- United States
- Prior art keywords
- power source
- pedestal
- plasma
- semiconductor substrate
- electrical communication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
Definitions
- the present invention relates to plasma reactor apparatus and processes. More specifically, the present invention relates to spiking the voltage to a semiconductor substrate pedestal during a portion of a positive voltage power bias oscillation cycle to reduce or eliminate the detrimental effects of feature charging during the operation of a plasma reactor.
- a glow discharge is used to produce reactive species, such as atoms, radicals, and/or ions, from relatively inert gas molecules in a bulk gas, such as a fluorinated gas, such as CF 4 , CHF 3 , C 2 F 6 , CH 2 F 2 , SF 6 , or other freons, and mixtures thereof, in combination with a carrier gas, such as Ar, He, Ne, Kr, O 2 , or mixtures thereof.
- a carrier gas such as Ar, He, Ne, Kr, O 2 , or mixtures thereof.
- a plasma etching process comprises: 1) reactive species are generated in a plasma from the bulk gas, 2) the reactive species diffuse to a surface of a material being etched, 3) the reactive species are absorbed on the surface of the material being etched, 4) a chemical reaction occurs which results in the formation of a volatile by-product, 5) the by-product is desorbed from the surface of the material being etched, and 6) the desorbed by-product diffuses into the bulk gas.
- an apparatus 200 used in the plasma etching process consists of an etching chamber 202 in electrical communication with a first AC power source 204 .
- the etching chamber 202 further includes a pedestal 206 to support a semiconductor substrate 208 and an electrode 212 opposing the pedestal 206 .
- the electrode 212 is in electrical communication with a second AC power source 214 .
- the pedestal 206 may have either an AC (alternating current) bias source or DC (direct current) bias source 216 .
- a plasma 222 is maintained by inductively coupling energy from the first power source 204 into the plasma 222 which comprises mobile, positively and negatively charged particles.
- An electric field, or bias voltage develops in a sheath layer 224 around the plasma 222 , accelerating the electrons and ions (not shown) toward the semiconductor substrate 208 by electrostatic coupling.
- the potential difference between the plasma 222 and the semiconductor substrate 208 can be modulated by applying an oscillating bias power from the pedestal power bias source 216 to the pedestal 206 , as illustrated in drawing FIG. 5 (showing the voltage profiles during such oscillation).
- the substrate collects electron current from electrons that have enough energy to cross the sheath.
- the difference between the instantaneous plasma potential and the surface potential defines the sheath potential drop. Since the plasma potential is more positive than the surface potential, this drop has a polarity that retards electron flow. Hence, only electrons with energy larger than this retarding potential are collected by the substrate.
- the negative voltage phase 234 positive ions are collected by the substrate. These ions are accelerated by the sheath voltage drop and strike the substrate.
- the plasma etching process (as well as ion implantation and other charge beam processes) may cause damage to the semiconductor substrate and to the devices and circuits formed therein or thereon.
- electrical charging is a well-known problem which can occur during the plasma processing of semiconductor devices, leading to the degradation of the device performance.
- FIG. 6 Illustrated in drawing FIG. 6 is the phenomenon of electrical charging on a semiconductor device in the process of a plasma etch.
- a material layer 244 to be etched is shown layered over a semiconductor substrate 242 .
- a patterned photoresist layer 246 is provided on the material layer 244 for the etching of a via.
- the patterned photoresist layer 246 and material layer 244 are bombarded with positively charged ions 248 and negatively charged electrons 252 (i.e., the reactive species). This bombardment results in a charge distribution being developed on the patterned photoresist layer 246 and/or the semiconductor substrate 242 . This charge distribution is commonly called “feature charging.”
- the positively charged ions 248 and the negatively charged electrons 252 must become separated from one another.
- the positively charged ions 248 and negatively charged electrons 252 become separated by virtue of the structure being etched.
- the structure in this example a via 254 ) is formed by etching, the aspect ratio (height-to-width ratio) becomes greater and greater.
- the positively charged ions 248 are accelerated (e.g., as a result of a DC bias at the semiconductor substrate 242 ) toward the patterned photoresist layer 246 and the material layer 244 in a relatively perpendicular manner, as illustrated by the arrows adjacent positively charged ions 248 .
- the negatively charged electrons 252 are less affected by the DC bias at the semiconductor substrate 242 and, thus, move in a more random isotropic manner, as depicted by the arrows adjacent negatively charged electrons 252 .
- any structure with a high enough aspect ratio tends to charge more negatively at photoresist layer 246 and an upper portion of the material layer 244 to a distance A (i.e., illustrated with “ ⁇ ” indica) and more positively at the via bottom 256 and the sidewalls 258 of the via 254 proximate the via bottom 256 (i.e., illustrated with “+” indica).
- the positively charged via bottom 256 deflects the positively charged ions 248 away from the via bottom 256 and toward the sidewalls 258 of the via 254 , as a result of charge repulsion.
- the deflection results in an etching of the sidewalls 258 proximate the via bottom 256 , known as “notching”.
- the presence of the positively charged via bottom 256 slows the positively charged ions 248 as they approach the positively charged via bottom 256 , thereby reducing etching efficiency.
- the negatively charged photoresist layer 246 and the upper portion of the material layer 244 deflect the negatively charged electrons 252 away from entering the via 254 or slows the negatively charged electrons 252 as they enter the via 254 , both caused by charge repulsion and both of which reduce etching efficiency.
- the present invention relates to an apparatus and method of both increasing the energy of electrons striking a material on a semiconductor substrate and reorienting electrons generated in a plasma reactor to strike a material on a semiconductor substrate in a substantially perpendicular trajectory, both of which reduce feature charging.
- One embodiment of the present invention comprises an etching chamber in electrical communication with a first power source.
- the etching chamber further includes a pedestal to support a semiconductor substrate and an electrode opposing the pedestal.
- the electrode is in electrical communication with a first power source.
- the pedestal is in electrical communication with a second power source and a pulsed power source. When triggered, the pulsed power source delivers a timed, positive voltage spike to the pedestal.
- the pulsed power source is preferably in electrical communication with the second power source with a signal line.
- the potential difference between the plasma and the semiconductor substrate can be modulated by applying an oscillating bias power from the pedestal power bias source to the semiconductor substrate.
- the substrate collects electron current from electrons that have enough energy to cross the sheath.
- the difference between the instantaneous plasma potential and the surface potential defines the sheath potential drop. Since the plasma potential is more positive than the surface potential, this drop has a polarity that retards electron flow. Hence, only electrons with energy larger than this retarding potential are collected by the substrate.
- positive ions are collected by the substrate. These ions are accelerated by the sheath voltage drop and strike the substrate.
- Negatively charged electrons are less affected by the typical DC bias at the semiconductor substrate than are positively charged ions and, thus, move in a more random manner, as depicted by the arrows adjacent negatively charged electrons.
- providing a positive voltage spike to the pedestal according to the present invention alters the difference between the potential of the plasma and the potential of the semiconductor substrate for a part of the positive voltage phase. The voltage spiking of the pedestal, thus, reorients the trajectory of negatively charged electrons into a more perpendicular path with respect to the semiconductor substrate.
- the reoriented trajectories result in more negatively charged electrons entering into a feature (such as a via being etched into a material layer over a semiconductor substrate) and increase the energy of the negatively charged electrons incident on the material layer to be etched, both of which increase etching efficiency.
- a feature such as a via being etched into a material layer over a semiconductor substrate
- the strong positive field at the bottom of the via i.e., illustrated with “+” indica) accelerates the negatively charged electrons toward the via, which results in the negatively charged electron striking the bottom of the via with higher energy.
- the increase in negatively charged electrons entering the via also reduces feature charging because the negative charge which tends to build up at the photoresist layer and an upper portion of the material layer, as previously discussed, penetrates deeper into the via a distance A′ (i.e., illustrated with “ ⁇ ” indica).
- A′ i.e., illustrated with “ ⁇ ” indica.
- the deeper penetration of the negative charge distributes the negative charge over a greater volume or area, thereby reducing the local intensity of the negative charge which reduces or eliminates the negative charge's tendency to repel the negatively charged electrons from the via.
- the deeper penetration of the negative charge reduces the positive charge buildup at the sidewalls of the via, thereby reducing, minimizing, or eliminating the previously discussed detrimental effect on the positively charged ions entering the via.
- providing a positive voltage spike to the pedestal reduces, minimizes or eliminates the problems associated with feature charging.
- the delivery of the positive voltage spike is preferably controlled by the power output of the pulsed power source.
- a signal is sent from the second power source (or from a sensor (not shown) coupled with the second power source) to the pulsed power source via the signal line.
- the pulsed power source provides a positive voltage spike to the pedestal for a predetermined duration of time.
- the pulsed power source will not be necessary.
- a positive voltage spike is generated by the second power source and delivered to the pedestal for a predetermined duration of time.
- the present invention is capable of providing a simple and controllable method of affecting the quality and efficiency of plasma etching and is easily implemented on most existing plasma reactors.
- FIG. 1 is a schematic of a plasma etching apparatus according to the present invention
- FIG. 2 is an idealized graph of an oscillating voltage profile of a plasma etching apparatus pedestal according to the present invention
- FIG. 3 is a cross-sectional view of a via during an etching process according to the present invention.
- FIG. 4 is a schematic of a prior art plasma etching apparatus
- FIG. 5 is an idealized graph of a prior art oscillating voltage profile of a plasma etching apparatus pedestal
- FIG. 6 is a cross-sectional view of a via during a prior art etching process which results in the phenomenon of feature charging
- FIG. 7 is a cross-sectional view of a via during a prior art etching process wherein feature charging results in the deflection of positively charged ions away from the bottom of the via and toward the sidewalls of the via;
- FIG. 8 is a cross-sectional view of a via during a prior art etching process wherein feature charging results in the deflection of negatively charged electrons away from entering the via or slows the negatively charged electrons as they enter the via.
- FIGS. 1 through 3 Illustrated in drawing FIGS. 1 through 3 are various schematics, views, and graphs of the present invention. It should be understood that the illustrations are not meant to be actual views of any particular semiconductor device, but are merely idealized representations which are employed to more clearly and fully depict the formation of contact interfaces in the present invention than would otherwise be possible. Additionally, elements common between drawing FIGS. 1 through 3 retain the same numerical designation.
- an etching apparatus 100 of the present invention comprises an etching chamber 102 in electrical communication with a first power source 104 , such as an AC power source, a microwave power source, etc.
- the etching chamber 102 further includes a pedestal 106 to support a semiconductor substrate 108 and an electrode, typically a coil or coils, 112 opposing the pedestal 106 .
- the electrode 112 is in electrical communication with power source 114 .
- the pedestal 106 is in electrical communication with a second power source 116 .
- a plasma 122 is maintained by inductively coupling energy from the first power source 104 into the plasma 122 , which comprises mobile, positively and negatively charged particles.
- An electric field, or bias voltage develops in a sheath layer 124 around the plasma 122 , accelerating the electrons and ions (not shown) toward the semiconductor substrate 108 by electrostatic coupling.
- the pedestal 106 is further in electric communication with a secondary pulsed power source 126 .
- the secondary pulsed power source 126 delivers a positive voltage spike to the pedestal 106 .
- the second power source 116 is preferably in electrical communication with the secondary pulsed power source 126 with a signal line 132 .
- the potential difference between the plasma 122 and the semiconductor substrate 108 can be modulated by applying an oscillating bias power from the secondary pulsed power source 126 to the semiconductor substrate 108 , as illustrated in drawing FIG. 2 (showing the voltage profile during such oscillation).
- the positive voltage phase 134 the deposition of the reactant species onto the semiconductor substrate 108 proceeds at a high rate.
- the negative voltage phase 136 the diffusion of reaction by-products away from the semiconductor substrate 108 proceeds at a high rate.
- the present invention comprises the delivery of a positive power spike to the pedestal 106 during the positive voltage phase 134 (i.e., during the time the electrons flow to the wafer) for a duration 138 of time.
- negatively charged electrons 252 are less affected by the typical DC bias at the semiconductor substrate than are positively charged ions and, thus, move in a more random manner, as depicted by the arrows adjacent negatively charged electrons 252 in prior art drawing FIG. 6.
- the delivery of a positive voltage spike to the pedestal 106 alters the difference between the potential of the plasma 122 and the potential of the semiconductor substrate 108 for a part of the positive voltage phase 134 , as shown in drawing FIG. 2.
- the delivery of the positive voltage spike to the pedestal 106 thus, reorients the trajectory of negatively charged electrons 142 into a more perpendicular path with respect to the semiconductor substrate 108 , as shown in drawing FIG. 3.
- the reoriented trajectories result in more negatively charged electrons 142 accelerating toward the semiconductor substrate 108 and entering into the feature, specifically shown as an opening or via 144 being etched through a photoresist material 140 into a material layer 146 over a semiconductor support 148 , and increases the energy of the negatively charge electrons 142 incident on the material layer 146 , both of which increase etching efficiency.
- a strong positive field at the bottom of the opening or via 144 accelerates the negatively charged electrons 142 toward the bottom of the via 144 , which results in the negatively charged electrons 142 striking the bottom of the via 144 with higher energy (i.e., the use of the positive voltage spike permits control of the driving force for the electron acceleration).
- the increase in negatively charged electrons 142 entering the opening or via 144 also reduces feature charging because the negative charge which tends to build up at photoresist layer 140 and an upper portion of the material layer 146 , as previously discussed, penetrates deeper into the via a distance A′ (i.e., illustrated with “ ⁇ ” indica).
- the deeper penetration of the negative charge distributes the negative charge over a greater area, thereby reducing or eliminating its detrimental effect on the negatively charged electrons 142 . Further, the deeper penetration of the negative charge reduces the positive charge buildup at the sidewalls adjacent the via 152 , thereby reducing or eliminating the previously discussed detrimental effect on the positively charged ions 248 entering the via 144 . In other words, the positive voltage spike on the pedestal 106 reduces, minimizes or eliminates the problems associated with feature charging.
- the secondary pulsed power source 126 is preferably controlled by the power output of the second power source 116 .
- a signal is sent from the second power source 116 (or from a sensor (not shown) coupled with the second power source 116 ) to the secondary pulsed power source 126 via the signal line 132 .
- the secondary pulsed power source 126 delivers a positive voltage spike to the pedestal 106 for a predetermined duration of time.
- the positive voltage spike can be controlled to occur at any point and for any duration during the high voltage cycle to achieve the desired etching results for a particular semiconductor material.
- the secondary pulsed power source 126 will not be necessary.
- a positive voltage spike is generated by the second power source 116 and delivered to the pedestal 106 for a predetermined duration of time.
- an internal device such as a microprocessor, may control both the oscillations of the second power source 116 and the delivery of the positive voltage spike, whether generated by the second power source 116 or the secondary pulsed power source 126 .
- the present invention is capable of providing a simple and controllable method of affecting the quality and efficiency of plasma etching and is easily implemented on most existing plasma reactors.
- the present invention is useful in etching apertures having a length-to-diameter ratio of 5:1 or greater in insulating materials deposited by plasma enchanced chemical vapor deposition techniques.
- insulating materials include oxides, nitrides, polymers, combinations thereof, etc.
- the examples presented are directed to the formation of an opening or via, it is understood that the present invention may be utilized in a variety of feature formation and plasma processes.
Abstract
An apparatus for providing a positive voltage spike to a semiconductor substrate pedestal during a portion of a high voltage power bias oscillation cycle to reduce or eliminate the detrimental effects of feature charging during the operation of a plasma reactor.
Description
- This application is a divisional of application Ser. No. 09/640,449, filed Aug. 17, 2000, pending.
- 1. Field of the Invention
- The present invention relates to plasma reactor apparatus and processes. More specifically, the present invention relates to spiking the voltage to a semiconductor substrate pedestal during a portion of a positive voltage power bias oscillation cycle to reduce or eliminate the detrimental effects of feature charging during the operation of a plasma reactor.
- 2. State of the Art
- Higher performance, lower cost, increased miniaturization of electronic components, and greater density of integrated circuits are ongoing goals of the computer industry. One commonly used technique to increase the density of integrated circuits involves stacking of multiple layers of active and passive components one atop another to allow for multilevel electrical interconnection between devices formed on each of these layers. This multilevel electrical interconnection is generally achieved with a plurality of metal-filled vias (“contacts”) extending through dielectric layers which separate the component layers from one another. These vias are generally formed by etching through each dielectric layer by etching methods known in the industry, such as plasma etching. Plasma etching is also used in the forming of a variety of features for the electronic components of integrated circuits.
- In plasma etching, a glow discharge is used to produce reactive species, such as atoms, radicals, and/or ions, from relatively inert gas molecules in a bulk gas, such as a fluorinated gas, such as CF4, CHF3, C2F6, CH2F2, SF6, or other freons, and mixtures thereof, in combination with a carrier gas, such as Ar, He, Ne, Kr, O2, or mixtures thereof. Essentially, a plasma etching process comprises: 1) reactive species are generated in a plasma from the bulk gas, 2) the reactive species diffuse to a surface of a material being etched, 3) the reactive species are absorbed on the surface of the material being etched, 4) a chemical reaction occurs which results in the formation of a volatile by-product, 5) the by-product is desorbed from the surface of the material being etched, and 6) the desorbed by-product diffuses into the bulk gas.
- As illustrated in drawing FIG. 4, an
apparatus 200 used in the plasma etching process consists of anetching chamber 202 in electrical communication with a firstAC power source 204. Theetching chamber 202 further includes apedestal 206 to support asemiconductor substrate 208 and anelectrode 212 opposing thepedestal 206. Theelectrode 212 is in electrical communication with a secondAC power source 214. Thepedestal 206 may have either an AC (alternating current) bias source or DC (direct current)bias source 216. - In the
etching chamber 202, aplasma 222 is maintained by inductively coupling energy from thefirst power source 204 into theplasma 222 which comprises mobile, positively and negatively charged particles. An electric field, or bias voltage, develops in asheath layer 224 around theplasma 222, accelerating the electrons and ions (not shown) toward thesemiconductor substrate 208 by electrostatic coupling. - To assist with the etching, the potential difference between the
plasma 222 and thesemiconductor substrate 208 can be modulated by applying an oscillating bias power from the pedestalpower bias source 216 to thepedestal 206, as illustrated in drawing FIG. 5 (showing the voltage profiles during such oscillation). During thepositive voltage phase 232, the substrate collects electron current from electrons that have enough energy to cross the sheath. The difference between the instantaneous plasma potential and the surface potential defines the sheath potential drop. Since the plasma potential is more positive than the surface potential, this drop has a polarity that retards electron flow. Hence, only electrons with energy larger than this retarding potential are collected by the substrate. During thenegative voltage phase 234, positive ions are collected by the substrate. These ions are accelerated by the sheath voltage drop and strike the substrate. - However, it is known that the plasma etching process (as well as ion implantation and other charge beam processes) may cause damage to the semiconductor substrate and to the devices and circuits formed therein or thereon. In particular, electrical charging is a well-known problem which can occur during the plasma processing of semiconductor devices, leading to the degradation of the device performance.
- Illustrated in drawing FIG. 6 is the phenomenon of electrical charging on a semiconductor device in the process of a plasma etch. A
material layer 244 to be etched is shown layered over asemiconductor substrate 242. A patternedphotoresist layer 246 is provided on thematerial layer 244 for the etching of a via. During the plasma etching process, the patternedphotoresist layer 246 andmaterial layer 244 are bombarded with positively chargedions 248 and negatively charged electrons 252 (i.e., the reactive species). This bombardment results in a charge distribution being developed on the patternedphotoresist layer 246 and/or thesemiconductor substrate 242. This charge distribution is commonly called “feature charging.” - In order for feature charging to occur, the positively charged
ions 248 and the negativelycharged electrons 252 must become separated from one another. The positively chargedions 248 and negativelycharged electrons 252 become separated by virtue of the structure being etched. As the structure (in this example a via 254) is formed by etching, the aspect ratio (height-to-width ratio) becomes greater and greater. During plasma etching, the positivelycharged ions 248 are accelerated (e.g., as a result of a DC bias at the semiconductor substrate 242) toward the patternedphotoresist layer 246 and thematerial layer 244 in a relatively perpendicular manner, as illustrated by the arrows adjacent positivelycharged ions 248. The negatively chargedelectrons 252, however, are less affected by the DC bias at thesemiconductor substrate 242 and, thus, move in a more random isotropic manner, as depicted by the arrows adjacent negativelycharged electrons 252. This results in an accumulation of a positive charge at abottom 256 ofvia 254 because, on average, positively chargedions 248 are more likely to travel vertically toward thesubstrate 208 than are negatively chargedelectrons 252. Thus, any structure with a high enough aspect ratio tends to charge more negatively atphotoresist layer 246 and an upper portion of thematerial layer 244 to a distance A (i.e., illustrated with “−” indica) and more positively at thevia bottom 256 and thesidewalls 258 of thevia 254 proximate the via bottom 256 (i.e., illustrated with “+” indica). - As shown in drawing FIG. 7, the positively charged via
bottom 256 deflects the positivelycharged ions 248 away from thevia bottom 256 and toward thesidewalls 258 of thevia 254, as a result of charge repulsion. The deflection results in an etching of thesidewalls 258 proximate the viabottom 256, known as “notching”. Furthermore, the presence of the positively charged viabottom 256 slows the positivelycharged ions 248 as they approach the positively charged viabottom 256, thereby reducing etching efficiency. - As shown in drawing FIG. 8, the negatively charged
photoresist layer 246 and the upper portion of thematerial layer 244 deflect the negativelycharged electrons 252 away from entering thevia 254 or slows the negativelycharged electrons 252 as they enter thevia 254, both caused by charge repulsion and both of which reduce etching efficiency. - Thus, it can be appreciated that it would be advantageous to develop an apparatus and a process of utilizing a plasma reactor which eliminates or lessens the effect of feature charging, while using inexpensive, commercially available, semiconductor device fabrication components and without requiring complex processing steps.
- The present invention relates to an apparatus and method of both increasing the energy of electrons striking a material on a semiconductor substrate and reorienting electrons generated in a plasma reactor to strike a material on a semiconductor substrate in a substantially perpendicular trajectory, both of which reduce feature charging.
- One embodiment of the present invention comprises an etching chamber in electrical communication with a first power source. The etching chamber further includes a pedestal to support a semiconductor substrate and an electrode opposing the pedestal. The electrode is in electrical communication with a first power source. The pedestal is in electrical communication with a second power source and a pulsed power source. When triggered, the pulsed power source delivers a timed, positive voltage spike to the pedestal. The pulsed power source is preferably in electrical communication with the second power source with a signal line.
- As previously discussed, the potential difference between the plasma and the semiconductor substrate can be modulated by applying an oscillating bias power from the pedestal power bias source to the semiconductor substrate. During the positive voltage phase, the substrate collects electron current from electrons that have enough energy to cross the sheath. The difference between the instantaneous plasma potential and the surface potential defines the sheath potential drop. Since the plasma potential is more positive than the surface potential, this drop has a polarity that retards electron flow. Hence, only electrons with energy larger than this retarding potential are collected by the substrate. During the
negative voltage phase 234, positive ions are collected by the substrate. These ions are accelerated by the sheath voltage drop and strike the substrate. - Negatively charged electrons are less affected by the typical DC bias at the semiconductor substrate than are positively charged ions and, thus, move in a more random manner, as depicted by the arrows adjacent negatively charged electrons. However, providing a positive voltage spike to the pedestal according to the present invention alters the difference between the potential of the plasma and the potential of the semiconductor substrate for a part of the positive voltage phase. The voltage spiking of the pedestal, thus, reorients the trajectory of negatively charged electrons into a more perpendicular path with respect to the semiconductor substrate. The reoriented trajectories result in more negatively charged electrons entering into a feature (such as a via being etched into a material layer over a semiconductor substrate) and increase the energy of the negatively charged electrons incident on the material layer to be etched, both of which increase etching efficiency. Additionally, the strong positive field at the bottom of the via (i.e., illustrated with “+” indica) accelerates the negatively charged electrons toward the via, which results in the negatively charged electron striking the bottom of the via with higher energy. The increase in negatively charged electrons entering the via also reduces feature charging because the negative charge which tends to build up at the photoresist layer and an upper portion of the material layer, as previously discussed, penetrates deeper into the via a distance A′ (i.e., illustrated with “−” indica). The deeper penetration of the negative charge distributes the negative charge over a greater volume or area, thereby reducing the local intensity of the negative charge which reduces or eliminates the negative charge's tendency to repel the negatively charged electrons from the via. Further, the deeper penetration of the negative charge reduces the positive charge buildup at the sidewalls of the via, thereby reducing, minimizing, or eliminating the previously discussed detrimental effect on the positively charged ions entering the via. In other words, providing a positive voltage spike to the pedestal reduces, minimizes or eliminates the problems associated with feature charging.
- The delivery of the positive voltage spike is preferably controlled by the power output of the pulsed power source. Thus, when the power output of the second power source reaches a predetermined level, a signal is sent from the second power source (or from a sensor (not shown) coupled with the second power source) to the pulsed power source via the signal line. When the signal is received by the pulsed power source, the pulsed power source provides a positive voltage spike to the pedestal for a predetermined duration of time.
- It is, of course, understood that if the second power source is capable of providing a positive voltage spike, the pulsed power source will not be necessary. When the power output level of the second power bias source is reached, a positive voltage spike is generated by the second power source and delivered to the pedestal for a predetermined duration of time.
- Thus, the present invention is capable of providing a simple and controllable method of affecting the quality and efficiency of plasma etching and is easily implemented on most existing plasma reactors.
- Although the examples presented are directed to the formation of a via, it is understood that the present invention may be utilized in a variety of feature formation and plasma processes.
- While the specification concludes with claims particularly pointing out and distictly claiming that which is regarded as the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:
- FIG. 1 is a schematic of a plasma etching apparatus according to the present invention;
- FIG. 2 is an idealized graph of an oscillating voltage profile of a plasma etching apparatus pedestal according to the present invention;
- FIG. 3 is a cross-sectional view of a via during an etching process according to the present invention;
- FIG. 4 is a schematic of a prior art plasma etching apparatus;
- FIG. 5 is an idealized graph of a prior art oscillating voltage profile of a plasma etching apparatus pedestal;
- FIG. 6 is a cross-sectional view of a via during a prior art etching process which results in the phenomenon of feature charging;
- FIG. 7 is a cross-sectional view of a via during a prior art etching process wherein feature charging results in the deflection of positively charged ions away from the bottom of the via and toward the sidewalls of the via; and
- FIG. 8 is a cross-sectional view of a via during a prior art etching process wherein feature charging results in the deflection of negatively charged electrons away from entering the via or slows the negatively charged electrons as they enter the via.
- Illustrated in drawing FIGS. 1 through 3 are various schematics, views, and graphs of the present invention. It should be understood that the illustrations are not meant to be actual views of any particular semiconductor device, but are merely idealized representations which are employed to more clearly and fully depict the formation of contact interfaces in the present invention than would otherwise be possible. Additionally, elements common between drawing FIGS. 1 through 3 retain the same numerical designation.
- As illustrated in drawing FIG. 1, one embodiment of an
etching apparatus 100 of the present invention comprises anetching chamber 102 in electrical communication with afirst power source 104, such as an AC power source, a microwave power source, etc. Theetching chamber 102 further includes apedestal 106 to support asemiconductor substrate 108 and an electrode, typically a coil or coils, 112 opposing thepedestal 106. Theelectrode 112 is in electrical communication withpower source 114. Thepedestal 106 is in electrical communication with asecond power source 116. - In the
etching chamber 102, aplasma 122 is maintained by inductively coupling energy from thefirst power source 104 into theplasma 122, which comprises mobile, positively and negatively charged particles. An electric field, or bias voltage, develops in asheath layer 124 around theplasma 122, accelerating the electrons and ions (not shown) toward thesemiconductor substrate 108 by electrostatic coupling. - The
pedestal 106 is further in electric communication with a secondarypulsed power source 126. When triggered, the secondarypulsed power source 126 delivers a positive voltage spike to thepedestal 106. Thesecond power source 116 is preferably in electrical communication with the secondarypulsed power source 126 with asignal line 132. - As previously discussed, the potential difference between the
plasma 122 and thesemiconductor substrate 108 can be modulated by applying an oscillating bias power from the secondarypulsed power source 126 to thesemiconductor substrate 108, as illustrated in drawing FIG. 2 (showing the voltage profile during such oscillation). During the positive voltage phase 134, the deposition of the reactant species onto thesemiconductor substrate 108 proceeds at a high rate. During thenegative voltage phase 136, the diffusion of reaction by-products away from thesemiconductor substrate 108 proceeds at a high rate. However, as also illustrated in drawing FIG. 2, the present invention comprises the delivery of a positive power spike to thepedestal 106 during the positive voltage phase 134 (i.e., during the time the electrons flow to the wafer) for a duration 138 of time. - As previously discussed and illustrated in prior art drawing FIG. 6, negatively charged
electrons 252 are less affected by the typical DC bias at the semiconductor substrate than are positively charged ions and, thus, move in a more random manner, as depicted by the arrows adjacent negatively chargedelectrons 252 in prior art drawing FIG. 6. However, the delivery of a positive voltage spike to thepedestal 106, according to the present invention, alters the difference between the potential of theplasma 122 and the potential of thesemiconductor substrate 108 for a part of the positive voltage phase 134, as shown in drawing FIG. 2. The delivery of the positive voltage spike to thepedestal 106, thus, reorients the trajectory of negatively chargedelectrons 142 into a more perpendicular path with respect to thesemiconductor substrate 108, as shown in drawing FIG. 3. The reoriented trajectories result in more negatively chargedelectrons 142 accelerating toward thesemiconductor substrate 108 and entering into the feature, specifically shown as an opening or via 144 being etched through aphotoresist material 140 into amaterial layer 146 over asemiconductor support 148, and increases the energy of the negatively chargeelectrons 142 incident on thematerial layer 146, both of which increase etching efficiency. Additionally, a strong positive field at the bottom of the opening or via 144 (i.e., illustrated with “+” indica) which results from the positive voltage spike accelerates the negatively chargedelectrons 142 toward the bottom of the via 144, which results in the negatively chargedelectrons 142 striking the bottom of the via 144 with higher energy (i.e., the use of the positive voltage spike permits control of the driving force for the electron acceleration). The increase in negatively chargedelectrons 142 entering the opening or via 144 also reduces feature charging because the negative charge which tends to build up atphotoresist layer 140 and an upper portion of thematerial layer 146, as previously discussed, penetrates deeper into the via a distance A′ (i.e., illustrated with “−” indica). The deeper penetration of the negative charge distributes the negative charge over a greater area, thereby reducing or eliminating its detrimental effect on the negatively chargedelectrons 142. Further, the deeper penetration of the negative charge reduces the positive charge buildup at the sidewalls adjacent the via 152, thereby reducing or eliminating the previously discussed detrimental effect on the positively chargedions 248 entering the via 144. In other words, the positive voltage spike on thepedestal 106 reduces, minimizes or eliminates the problems associated with feature charging. - Referring to drawing FIG. 1, the secondary
pulsed power source 126 is preferably controlled by the power output of thesecond power source 116. Thus, when the power output ofsecond power source 116 reaches a predetermined level, a signal is sent from the second power source 116 (or from a sensor (not shown) coupled with the second power source 116) to the secondarypulsed power source 126 via thesignal line 132. When the signal is received by the secondarypulsed power source 126, the secondarypulsed power source 126 delivers a positive voltage spike to thepedestal 106 for a predetermined duration of time. Thus, the positive voltage spike can be controlled to occur at any point and for any duration during the high voltage cycle to achieve the desired etching results for a particular semiconductor material. - It is, of course, understood that if the
second power source 116 is capable of providing a positive voltage spike, the secondarypulsed power source 126 will not be necessary. When the power output of thesecond power source 116 is reached, a positive voltage spike is generated by thesecond power source 116 and delivered to thepedestal 106 for a predetermined duration of time. - It is further understood that an internal device, such as a microprocessor, may control both the oscillations of the
second power source 116 and the delivery of the positive voltage spike, whether generated by thesecond power source 116 or the secondarypulsed power source 126. - Thus, the present invention is capable of providing a simple and controllable method of affecting the quality and efficiency of plasma etching and is easily implemented on most existing plasma reactors. The present invention is useful in etching apertures having a length-to-diameter ratio of 5:1 or greater in insulating materials deposited by plasma enchanced chemical vapor deposition techniques. Such insulating materials include oxides, nitrides, polymers, combinations thereof, etc. Furthermore, although the examples presented are directed to the formation of an opening or via, it is understood that the present invention may be utilized in a variety of feature formation and plasma processes.
- Having thus described in detail preferred embodiments of the present invention, it is to be understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description as many apparent variations thereof are possible without departing from the spirit or scope thereof.
Claims (3)
1. A plasma reactor comprising:
a reactor chamber;
a first power source in electrical communication with said reactor chamber;
a pedestal disposed within said reactor chamber for supporting a semiconductor substrate thereon;
a second power source in electrical communication with said pedestal, said second power source adapted to deliver a voltage spike to said pedestal;
an electrode disposed within said reaction chamber and opposing said pedestal; and
a pulsed power source in electrical communication with said pedestal.
2. A plasma reactor comprising a reactor chamber including a pedestal for supporting a semiconductor substrate, a power source in electrical communication with said pedestal, and a secondary pulsed power source in electrical communication with said pedestal.
3. A plasma reactor comprising:
a reactor chamber;
a first power source in electrical communication with said reactor chamber;
a pedestal disposed within said reactor chamber for supporting a semiconductor substrate thereon;
a second power source in electrical communication with said pedestal;
an electrode disposed within said reaction chamber and opposing said pedestal, said first power source in electrical communication with said electrode; and
a pulsed power source in electrical communication with said pedestal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/408,521 US20030168010A1 (en) | 2000-08-17 | 2003-04-07 | Use of pulsed voltage in a plasma reactor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/640,449 US6544895B1 (en) | 2000-08-17 | 2000-08-17 | Methods for use of pulsed voltage in a plasma reactor |
US10/408,521 US20030168010A1 (en) | 2000-08-17 | 2003-04-07 | Use of pulsed voltage in a plasma reactor |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/640,449 Division US6544895B1 (en) | 2000-08-17 | 2000-08-17 | Methods for use of pulsed voltage in a plasma reactor |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030168010A1 true US20030168010A1 (en) | 2003-09-11 |
Family
ID=24568283
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/640,449 Expired - Fee Related US6544895B1 (en) | 2000-08-17 | 2000-08-17 | Methods for use of pulsed voltage in a plasma reactor |
US10/408,542 Expired - Lifetime US7253117B2 (en) | 2000-08-17 | 2003-04-07 | Methods for use of pulsed voltage in a plasma reactor |
US10/408,521 Abandoned US20030168010A1 (en) | 2000-08-17 | 2003-04-07 | Use of pulsed voltage in a plasma reactor |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/640,449 Expired - Fee Related US6544895B1 (en) | 2000-08-17 | 2000-08-17 | Methods for use of pulsed voltage in a plasma reactor |
US10/408,542 Expired - Lifetime US7253117B2 (en) | 2000-08-17 | 2003-04-07 | Methods for use of pulsed voltage in a plasma reactor |
Country Status (8)
Country | Link |
---|---|
US (3) | US6544895B1 (en) |
JP (1) | JP2004507080A (en) |
KR (1) | KR100841913B1 (en) |
CN (1) | CN100433236C (en) |
AU (1) | AU2001286521A1 (en) |
DE (1) | DE10196509T1 (en) |
GB (1) | GB2382459B (en) |
WO (1) | WO2002015222A2 (en) |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6544895B1 (en) * | 2000-08-17 | 2003-04-08 | Micron Technology, Inc. | Methods for use of pulsed voltage in a plasma reactor |
US6485572B1 (en) * | 2000-08-28 | 2002-11-26 | Micron Technology, Inc. | Use of pulsed grounding source in a plasma reactor |
US7109122B2 (en) * | 2002-11-29 | 2006-09-19 | Tokyo Electron Limited | Method and apparatus for reducing substrate charging damage |
KR100668956B1 (en) | 2004-12-22 | 2007-01-12 | 동부일렉트로닉스 주식회사 | Method for fabricating of the semiconductor |
US7713430B2 (en) * | 2006-02-23 | 2010-05-11 | Micron Technology, Inc. | Using positive DC offset of bias RF to neutralize charge build-up of etch features |
US20080113108A1 (en) * | 2006-11-09 | 2008-05-15 | Stowell Michael W | System and method for control of electromagnetic radiation in pecvd discharge processes |
ATE526432T1 (en) * | 2007-10-26 | 2011-10-15 | Oc Oerlikon Balzers Ag | APPLICATION OF HIPIMS TO SILICON BY METALIZATION IN A THREE-DIMENSIONAL WAFER PACKAGING |
US20090139963A1 (en) * | 2007-11-30 | 2009-06-04 | Theodoros Panagopoulos | Multiple frequency pulsing of multiple coil source to control plasma ion density radial distribution |
US8614151B2 (en) * | 2008-01-04 | 2013-12-24 | Micron Technology, Inc. | Method of etching a high aspect ratio contact |
US8150588B2 (en) * | 2008-11-25 | 2012-04-03 | General Electric Company | Methods and system for time of arrival control using time of arrival uncertainty |
US9435029B2 (en) * | 2010-08-29 | 2016-09-06 | Advanced Energy Industries, Inc. | Wafer chucking system for advanced plasma ion energy processing systems |
US9287092B2 (en) * | 2009-05-01 | 2016-03-15 | Advanced Energy Industries, Inc. | Method and apparatus for controlling ion energy distribution |
US9767988B2 (en) | 2010-08-29 | 2017-09-19 | Advanced Energy Industries, Inc. | Method of controlling the switched mode ion energy distribution system |
US9287086B2 (en) * | 2010-04-26 | 2016-03-15 | Advanced Energy Industries, Inc. | System, method and apparatus for controlling ion energy distribution |
US11615941B2 (en) | 2009-05-01 | 2023-03-28 | Advanced Energy Industries, Inc. | System, method, and apparatus for controlling ion energy distribution in plasma processing systems |
US8658541B2 (en) * | 2010-01-15 | 2014-02-25 | Applied Materials, Inc. | Method of controlling trench microloading using plasma pulsing |
US9309594B2 (en) | 2010-04-26 | 2016-04-12 | Advanced Energy Industries, Inc. | System, method and apparatus for controlling ion energy distribution of a projected plasma |
US9362089B2 (en) | 2010-08-29 | 2016-06-07 | Advanced Energy Industries, Inc. | Method of controlling the switched mode ion energy distribution system |
KR20120022251A (en) * | 2010-09-01 | 2012-03-12 | 삼성전자주식회사 | Plasma etching method and apparatus thereof |
US9210790B2 (en) * | 2012-08-28 | 2015-12-08 | Advanced Energy Industries, Inc. | Systems and methods for calibrating a switched mode ion energy distribution system |
US9105447B2 (en) | 2012-08-28 | 2015-08-11 | Advanced Energy Industries, Inc. | Wide dynamic range ion energy bias control; fast ion energy switching; ion energy control and a pulsed bias supply; and a virtual front panel |
US9685297B2 (en) | 2012-08-28 | 2017-06-20 | Advanced Energy Industries, Inc. | Systems and methods for monitoring faults, anomalies, and other characteristics of a switched mode ion energy distribution system |
CN103343324B (en) * | 2013-07-04 | 2016-04-20 | 深圳先进技术研究院 | Magnetron sputtering equipment |
US10312048B2 (en) * | 2016-12-12 | 2019-06-04 | Applied Materials, Inc. | Creating ion energy distribution functions (IEDF) |
US10927449B2 (en) | 2017-01-25 | 2021-02-23 | Applied Materials, Inc. | Extension of PVD chamber with multiple reaction gases, high bias power, and high power impulse source for deposition, implantation, and treatment |
TWI726258B (en) | 2017-11-17 | 2021-05-01 | 新加坡商Aes全球公司 | Method and system for plasma processing and relevant non-transitory computer-readable medium |
CN111788655B (en) | 2017-11-17 | 2024-04-05 | 先进工程解决方案全球控股私人有限公司 | Spatial and temporal control of ion bias voltage for plasma processing |
EP3711082A4 (en) | 2017-11-17 | 2021-09-29 | AES Global Holdings, Pte. Ltd. | Improved application of modulating supplies in a plasma processing system |
JP2022541004A (en) | 2019-07-12 | 2022-09-21 | エーイーエス グローバル ホールディングス, プライベート リミテッド | Bias supply device with single controlled switch |
US11942309B2 (en) | 2022-01-26 | 2024-03-26 | Advanced Energy Industries, Inc. | Bias supply with resonant switching |
US11670487B1 (en) | 2022-01-26 | 2023-06-06 | Advanced Energy Industries, Inc. | Bias supply control and data processing |
Citations (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3672985A (en) * | 1970-05-05 | 1972-06-27 | Westinghouse Electric Corp | Conductor elements spaced from microelectronic component surface and methods of making the same |
US3860507A (en) * | 1972-11-29 | 1975-01-14 | Rca Corp | Rf sputtering apparatus and method |
US4438315A (en) * | 1979-12-12 | 1984-03-20 | Vlsi Technology Research Association | High selectivity plasma etching apparatus |
US4808258A (en) * | 1983-10-19 | 1989-02-28 | Hitachi, Ltd. | Plasma processing method and apparatus for carrying out the same |
US4963239A (en) * | 1988-01-29 | 1990-10-16 | Hitachi, Ltd. | Sputtering process and an apparatus for carrying out the same |
US5315145A (en) * | 1993-07-16 | 1994-05-24 | Board Of Trustees Of The Leland Stanford Junior University | Charge monitoring device for use in semiconductor wafer fabrication for unipolar operation and charge monitoring |
US5322806A (en) * | 1988-08-24 | 1994-06-21 | Mitsubishi Denki Kabushiki Kaisha | Method of producing a semiconductor device using electron cyclotron resonance plasma CVD and substrate biasing |
US5344792A (en) * | 1993-03-04 | 1994-09-06 | Micron Technology, Inc. | Pulsed plasma enhanced CVD of metal silicide conductive films such as TiSi2 |
US5352324A (en) * | 1992-11-05 | 1994-10-04 | Hitachi, Ltd. | Etching method and etching apparatus therefor |
US5362358A (en) * | 1992-05-14 | 1994-11-08 | Nec Corporation | Dry etching apparatus and method of forming a via hole in an interlayer insulator using same |
US5378311A (en) * | 1992-12-04 | 1995-01-03 | Sony Corporation | Method of producing semiconductor device |
US5435886A (en) * | 1992-08-11 | 1995-07-25 | Mitsubishi Denki Kabushiki Kaisha | Method of plasma etching |
US5460684A (en) * | 1992-12-04 | 1995-10-24 | Tokyo Electron Limited | Stage having electrostatic chuck and plasma processing apparatus using same |
US5508227A (en) * | 1994-06-08 | 1996-04-16 | Northeastern University | Plasma ion implantation hydrogenation process utilizing voltage pulse applied to substrate |
US5520740A (en) * | 1989-06-28 | 1996-05-28 | Canon Kabushiki Kaisha | Process for continuously forming a large area functional deposited film by microwave PCVD method and apparatus suitable for practicing the same |
US5527391A (en) * | 1989-06-28 | 1996-06-18 | Canon Kabushiki Kaisha | Method and apparatus for continuously forming functional deposited films with a large area by a microwave plasma CVD method |
US5545258A (en) * | 1994-06-14 | 1996-08-13 | Sumitomo Metal Industries, Ltd. | Microwave plasma processing system |
US5614060A (en) * | 1995-03-23 | 1997-03-25 | Applied Materials, Inc. | Process and apparatus for etching metal in integrated circuit structure with high selectivity to photoresist and good metal etch residue removal |
US5705081A (en) * | 1994-09-22 | 1998-01-06 | Tokyo Electron Limited | Etching method |
US5714010A (en) * | 1989-06-28 | 1998-02-03 | Canon Kabushiki Kaisha | Process for continuously forming a large area functional deposited film by a microwave PCVD method and an apparatus suitable for practicing the same |
US5810982A (en) * | 1994-06-17 | 1998-09-22 | Eni Technologies, Inc. | Preferential sputtering of insulators from conductive targets |
US5859469A (en) * | 1997-07-18 | 1999-01-12 | Advanced Micro Devices, Inc. | Use of tungsten filled slots as ground plane in integrated circuit structure |
US5869877A (en) * | 1997-04-23 | 1999-02-09 | Lam Research Corporation | Methods and apparatus for detecting pattern dependent charging on a workpiece in a plasma processing system |
US5917286A (en) * | 1996-05-08 | 1999-06-29 | Advanced Energy Industries, Inc. | Pulsed direct current power supply configurations for generating plasmas |
US6051114A (en) * | 1997-06-23 | 2000-04-18 | Applied Materials, Inc. | Use of pulsed-DC wafer bias for filling vias/trenches with metal in HDP physical vapor deposition |
US6099747A (en) * | 1995-12-15 | 2000-08-08 | Nec Corporation | Chamber etching of plasma processing apparatus |
US6121161A (en) * | 1997-06-11 | 2000-09-19 | Applied Materials, Inc. | Reduction of mobile ion and metal contamination in HDP-CVD chambers using chamber seasoning film depositions |
US6136214A (en) * | 1996-04-26 | 2000-10-24 | Hitachi, Ltd. | Plasma processing method and apparatus |
US6201208B1 (en) * | 1999-11-04 | 2001-03-13 | Wisconsin Alumni Research Foundation | Method and apparatus for plasma processing with control of ion energy distribution at the substrates |
US6214160B1 (en) * | 1996-10-29 | 2001-04-10 | Applied Materials, Inc. | Method and apparatus for removing particulates from semiconductor substrates in plasma processing chambers |
US6217721B1 (en) * | 1995-08-07 | 2001-04-17 | Applied Materials, Inc. | Filling narrow apertures and forming interconnects with a metal utilizing a crystallographically oriented liner layer |
US6218196B1 (en) * | 1998-05-06 | 2001-04-17 | Mitsubishi Denki Kabushiki Kaisha | Etching apparatus, etching method, manufacturing method of a semiconductor device, and semiconductor device |
US6220201B1 (en) * | 1993-08-27 | 2001-04-24 | Applied Materials, Inc. | High density plasma CVD reactor with combined inductive and capacitive coupling |
US6231777B1 (en) * | 1994-11-01 | 2001-05-15 | Hitachi, Ltd. | Surface treatment method and system |
US6344419B1 (en) * | 1999-12-03 | 2002-02-05 | Applied Materials, Inc. | Pulsed-mode RF bias for sidewall coverage improvement |
US6432834B1 (en) * | 1999-07-14 | 2002-08-13 | Samsung Electronics Co., Ltd. | Method for enhancing etch selectivity of metal silicide film to polysilicon film, and method for etching stacked film of metal silicide film and polysilicon film |
US6485572B1 (en) * | 2000-08-28 | 2002-11-26 | Micron Technology, Inc. | Use of pulsed grounding source in a plasma reactor |
US6544895B1 (en) * | 2000-08-17 | 2003-04-08 | Micron Technology, Inc. | Methods for use of pulsed voltage in a plasma reactor |
US6589437B1 (en) * | 1999-03-05 | 2003-07-08 | Applied Materials, Inc. | Active species control with time-modulated plasma |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2598274B2 (en) | 1987-09-14 | 1997-04-09 | 三菱電機株式会社 | Plasma application equipment |
JPH0653176A (en) | 1992-07-30 | 1994-02-25 | Matsushita Electron Corp | Dry etcher |
CN1030777C (en) * | 1992-11-20 | 1996-01-24 | 哈尔滨工业大学 | Method and apparatus for ion implantation of metal plasma source |
JPH06338476A (en) | 1993-03-31 | 1994-12-06 | Tokyo Electron Ltd | Plasma processing method |
JP3365067B2 (en) | 1994-02-10 | 2003-01-08 | ソニー株式会社 | Plasma apparatus and plasma processing method using the same |
JPH0831596A (en) | 1994-07-21 | 1996-02-02 | Hitachi Ltd | Plasma treating method and its device |
JPH0845903A (en) | 1994-07-27 | 1996-02-16 | Hitachi Ltd | Plasma etching method |
JP3424182B2 (en) | 1994-09-13 | 2003-07-07 | アネルバ株式会社 | Surface treatment equipment |
JP3520577B2 (en) | 1994-10-25 | 2004-04-19 | 株式会社日立製作所 | Plasma processing equipment |
JPH08255782A (en) | 1995-03-16 | 1996-10-01 | Toshiba Corp | Plasma surface treating apparatus |
JPH0982682A (en) * | 1995-09-11 | 1997-03-28 | Hitachi Ltd | Plasma processing device |
JP3499104B2 (en) | 1996-03-01 | 2004-02-23 | 株式会社日立製作所 | Plasma processing apparatus and plasma processing method |
JP3220394B2 (en) | 1996-09-27 | 2001-10-22 | 東京エレクトロン株式会社 | Plasma processing equipment |
JPH10125654A (en) * | 1996-10-21 | 1998-05-15 | Sharp Corp | Manufacture of semiconductor device |
JP2928756B2 (en) | 1996-11-06 | 1999-08-03 | 株式会社日立製作所 | Plasma processing method and apparatus |
JP4013271B2 (en) | 1997-01-16 | 2007-11-28 | 日新電機株式会社 | Article surface treatment method and apparatus |
JPH10270419A (en) | 1997-03-24 | 1998-10-09 | Hitachi Ltd | Plasma etching apparatus and method |
JPH11224796A (en) | 1998-02-05 | 1999-08-17 | Matsushita Electron Corp | Apparatus and method for plasma treatment |
JP2000054125A (en) | 1998-08-10 | 2000-02-22 | Nissin Electric Co Ltd | Surface treating method and device therefor |
JP2000223480A (en) | 1998-11-27 | 2000-08-11 | Tokyo Electron Ltd | Plasma-etching device |
JP3531511B2 (en) | 1998-12-22 | 2004-05-31 | 株式会社日立製作所 | Plasma processing equipment |
JP4680333B2 (en) * | 1998-12-28 | 2011-05-11 | 東京エレクトロンAt株式会社 | Plasma processing method, etching method, plasma processing apparatus and etching apparatus |
JP2000224796A (en) | 1999-01-29 | 2000-08-11 | Shin Nippon Machinery Co Ltd | Inspection window of rotating machine |
-
2000
- 2000-08-17 US US09/640,449 patent/US6544895B1/en not_active Expired - Fee Related
-
2001
- 2001-08-17 KR KR1020037002281A patent/KR100841913B1/en not_active IP Right Cessation
- 2001-08-17 WO PCT/US2001/025742 patent/WO2002015222A2/en active Application Filing
- 2001-08-17 AU AU2001286521A patent/AU2001286521A1/en not_active Abandoned
- 2001-08-17 JP JP2002520262A patent/JP2004507080A/en active Pending
- 2001-08-17 DE DE10196509T patent/DE10196509T1/en not_active Ceased
- 2001-08-17 CN CNB018142095A patent/CN100433236C/en not_active Expired - Lifetime
- 2001-08-17 GB GB0301969A patent/GB2382459B/en not_active Expired - Fee Related
-
2003
- 2003-04-07 US US10/408,542 patent/US7253117B2/en not_active Expired - Lifetime
- 2003-04-07 US US10/408,521 patent/US20030168010A1/en not_active Abandoned
Patent Citations (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3672985A (en) * | 1970-05-05 | 1972-06-27 | Westinghouse Electric Corp | Conductor elements spaced from microelectronic component surface and methods of making the same |
US3860507A (en) * | 1972-11-29 | 1975-01-14 | Rca Corp | Rf sputtering apparatus and method |
US4438315A (en) * | 1979-12-12 | 1984-03-20 | Vlsi Technology Research Association | High selectivity plasma etching apparatus |
US4808258A (en) * | 1983-10-19 | 1989-02-28 | Hitachi, Ltd. | Plasma processing method and apparatus for carrying out the same |
US4963239A (en) * | 1988-01-29 | 1990-10-16 | Hitachi, Ltd. | Sputtering process and an apparatus for carrying out the same |
US5322806A (en) * | 1988-08-24 | 1994-06-21 | Mitsubishi Denki Kabushiki Kaisha | Method of producing a semiconductor device using electron cyclotron resonance plasma CVD and substrate biasing |
US5520740A (en) * | 1989-06-28 | 1996-05-28 | Canon Kabushiki Kaisha | Process for continuously forming a large area functional deposited film by microwave PCVD method and apparatus suitable for practicing the same |
US5527391A (en) * | 1989-06-28 | 1996-06-18 | Canon Kabushiki Kaisha | Method and apparatus for continuously forming functional deposited films with a large area by a microwave plasma CVD method |
US5714010A (en) * | 1989-06-28 | 1998-02-03 | Canon Kabushiki Kaisha | Process for continuously forming a large area functional deposited film by a microwave PCVD method and an apparatus suitable for practicing the same |
US5362358A (en) * | 1992-05-14 | 1994-11-08 | Nec Corporation | Dry etching apparatus and method of forming a via hole in an interlayer insulator using same |
US5441595A (en) * | 1992-05-14 | 1995-08-15 | Nec Corporation | Dry etching apparatus and method of forming a via hole in an interlayer insulator using same |
US5435886A (en) * | 1992-08-11 | 1995-07-25 | Mitsubishi Denki Kabushiki Kaisha | Method of plasma etching |
US5352324A (en) * | 1992-11-05 | 1994-10-04 | Hitachi, Ltd. | Etching method and etching apparatus therefor |
US5378311A (en) * | 1992-12-04 | 1995-01-03 | Sony Corporation | Method of producing semiconductor device |
US5460684A (en) * | 1992-12-04 | 1995-10-24 | Tokyo Electron Limited | Stage having electrostatic chuck and plasma processing apparatus using same |
US5344792A (en) * | 1993-03-04 | 1994-09-06 | Micron Technology, Inc. | Pulsed plasma enhanced CVD of metal silicide conductive films such as TiSi2 |
US5315145A (en) * | 1993-07-16 | 1994-05-24 | Board Of Trustees Of The Leland Stanford Junior University | Charge monitoring device for use in semiconductor wafer fabrication for unipolar operation and charge monitoring |
US6220201B1 (en) * | 1993-08-27 | 2001-04-24 | Applied Materials, Inc. | High density plasma CVD reactor with combined inductive and capacitive coupling |
US5508227A (en) * | 1994-06-08 | 1996-04-16 | Northeastern University | Plasma ion implantation hydrogenation process utilizing voltage pulse applied to substrate |
US5545258A (en) * | 1994-06-14 | 1996-08-13 | Sumitomo Metal Industries, Ltd. | Microwave plasma processing system |
US5810982A (en) * | 1994-06-17 | 1998-09-22 | Eni Technologies, Inc. | Preferential sputtering of insulators from conductive targets |
US5705081A (en) * | 1994-09-22 | 1998-01-06 | Tokyo Electron Limited | Etching method |
US6231777B1 (en) * | 1994-11-01 | 2001-05-15 | Hitachi, Ltd. | Surface treatment method and system |
US5614060A (en) * | 1995-03-23 | 1997-03-25 | Applied Materials, Inc. | Process and apparatus for etching metal in integrated circuit structure with high selectivity to photoresist and good metal etch residue removal |
US6217721B1 (en) * | 1995-08-07 | 2001-04-17 | Applied Materials, Inc. | Filling narrow apertures and forming interconnects with a metal utilizing a crystallographically oriented liner layer |
US6099747A (en) * | 1995-12-15 | 2000-08-08 | Nec Corporation | Chamber etching of plasma processing apparatus |
US6136214A (en) * | 1996-04-26 | 2000-10-24 | Hitachi, Ltd. | Plasma processing method and apparatus |
US5917286A (en) * | 1996-05-08 | 1999-06-29 | Advanced Energy Industries, Inc. | Pulsed direct current power supply configurations for generating plasmas |
US6214160B1 (en) * | 1996-10-29 | 2001-04-10 | Applied Materials, Inc. | Method and apparatus for removing particulates from semiconductor substrates in plasma processing chambers |
US5869877A (en) * | 1997-04-23 | 1999-02-09 | Lam Research Corporation | Methods and apparatus for detecting pattern dependent charging on a workpiece in a plasma processing system |
US6121161A (en) * | 1997-06-11 | 2000-09-19 | Applied Materials, Inc. | Reduction of mobile ion and metal contamination in HDP-CVD chambers using chamber seasoning film depositions |
US6051114A (en) * | 1997-06-23 | 2000-04-18 | Applied Materials, Inc. | Use of pulsed-DC wafer bias for filling vias/trenches with metal in HDP physical vapor deposition |
US5859469A (en) * | 1997-07-18 | 1999-01-12 | Advanced Micro Devices, Inc. | Use of tungsten filled slots as ground plane in integrated circuit structure |
US6218196B1 (en) * | 1998-05-06 | 2001-04-17 | Mitsubishi Denki Kabushiki Kaisha | Etching apparatus, etching method, manufacturing method of a semiconductor device, and semiconductor device |
US6589437B1 (en) * | 1999-03-05 | 2003-07-08 | Applied Materials, Inc. | Active species control with time-modulated plasma |
US6432834B1 (en) * | 1999-07-14 | 2002-08-13 | Samsung Electronics Co., Ltd. | Method for enhancing etch selectivity of metal silicide film to polysilicon film, and method for etching stacked film of metal silicide film and polysilicon film |
US6201208B1 (en) * | 1999-11-04 | 2001-03-13 | Wisconsin Alumni Research Foundation | Method and apparatus for plasma processing with control of ion energy distribution at the substrates |
US6344419B1 (en) * | 1999-12-03 | 2002-02-05 | Applied Materials, Inc. | Pulsed-mode RF bias for sidewall coverage improvement |
US6544895B1 (en) * | 2000-08-17 | 2003-04-08 | Micron Technology, Inc. | Methods for use of pulsed voltage in a plasma reactor |
US6485572B1 (en) * | 2000-08-28 | 2002-11-26 | Micron Technology, Inc. | Use of pulsed grounding source in a plasma reactor |
US20060194437A1 (en) * | 2000-08-28 | 2006-08-31 | Hedberg Chuck E | Use of pulsed grounding source in a plasma reactor |
Also Published As
Publication number | Publication date |
---|---|
CN100433236C (en) | 2008-11-12 |
DE10196509T1 (en) | 2003-07-10 |
US20030211754A1 (en) | 2003-11-13 |
GB2382459A (en) | 2003-05-28 |
US7253117B2 (en) | 2007-08-07 |
KR100841913B1 (en) | 2008-06-30 |
US6544895B1 (en) | 2003-04-08 |
WO2002015222A2 (en) | 2002-02-21 |
GB2382459B (en) | 2004-07-21 |
CN1451172A (en) | 2003-10-22 |
GB0301969D0 (en) | 2003-02-26 |
KR20030031159A (en) | 2003-04-18 |
JP2004507080A (en) | 2004-03-04 |
WO2002015222A3 (en) | 2002-06-13 |
AU2001286521A1 (en) | 2002-02-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7253117B2 (en) | Methods for use of pulsed voltage in a plasma reactor | |
US6485572B1 (en) | Use of pulsed grounding source in a plasma reactor | |
US8419958B2 (en) | Using positive DC offset of bias RF to neutralize charge build-up of etch features | |
US8058156B2 (en) | Plasma immersion ion implantation reactor having multiple ion shower grids | |
US7767561B2 (en) | Plasma immersion ion implantation reactor having an ion shower grid | |
US6435131B1 (en) | Ion flow forming method and apparatus | |
US5662819A (en) | Plasma processing method with controlled ion/radical ratio | |
US6083363A (en) | Apparatus and method for uniform, low-damage anisotropic plasma processing | |
US7029594B2 (en) | Plasma processing method | |
US5433258A (en) | Gettering of particles during plasma processing | |
US7083903B2 (en) | Methods of etching photoresist on substrates | |
JP2009124109A (en) | Method of preventing etch profile bending and bowing in high aspect ratio openings by treating polymer formed on opening sidewalls | |
WO2009070562A1 (en) | Plasma control using dual cathode frequency mixing | |
WO2012029473A1 (en) | Etching method and etching apparatus | |
US6504159B1 (en) | SOI plasma source ion implantation | |
KR102442816B1 (en) | A method and apparatus for providing an anisotropic and mono-energetic neutral beam by non-ambipolar electron plasma | |
JPH0729871A (en) | Method and apparatus for surface treatment | |
JPH05102083A (en) | Method and apparatus for dry etching | |
JPH0637046A (en) | Plasma etching apparatus | |
JP2683509B2 (en) | Ion implanter | |
US20020025677A1 (en) | Dry etching method and apparatus | |
KR20000046078A (en) | Method for forming contact hole of semiconductor device | |
JPH0590217A (en) | Dry etching method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |