US20030116770A1 - Light emitting diode and method of making the same - Google Patents
Light emitting diode and method of making the same Download PDFInfo
- Publication number
- US20030116770A1 US20030116770A1 US10/196,370 US19637002A US2003116770A1 US 20030116770 A1 US20030116770 A1 US 20030116770A1 US 19637002 A US19637002 A US 19637002A US 2003116770 A1 US2003116770 A1 US 2003116770A1
- Authority
- US
- United States
- Prior art keywords
- layer
- light emitting
- type
- emitting diode
- diode according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title description 5
- 239000010410 layer Substances 0.000 claims abstract description 207
- 239000000758 substrate Substances 0.000 claims abstract description 50
- 239000012790 adhesive layer Substances 0.000 claims abstract description 8
- 229910052751 metal Inorganic materials 0.000 claims description 48
- 239000002184 metal Substances 0.000 claims description 48
- 238000005253 cladding Methods 0.000 claims description 33
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 6
- 239000013078 crystal Substances 0.000 claims description 5
- 229910003437 indium oxide Inorganic materials 0.000 claims description 3
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 claims description 3
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 claims description 3
- 239000000395 magnesium oxide Substances 0.000 claims description 3
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 claims description 3
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 claims description 3
- 239000011347 resin Substances 0.000 claims description 3
- 229920005989 resin Polymers 0.000 claims description 3
- 229910052594 sapphire Inorganic materials 0.000 claims description 3
- 239000010980 sapphire Substances 0.000 claims description 3
- SBIBMFFZSBJNJF-UHFFFAOYSA-N selenium;zinc Chemical compound [Se]=[Zn] SBIBMFFZSBJNJF-UHFFFAOYSA-N 0.000 claims description 3
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 claims description 3
- 229910001887 tin oxide Inorganic materials 0.000 claims description 3
- 239000011787 zinc oxide Substances 0.000 claims description 3
- 229910052782 aluminium Inorganic materials 0.000 claims description 2
- 238000002347 injection Methods 0.000 claims description 2
- 239000007924 injection Substances 0.000 claims description 2
- 229910052759 nickel Inorganic materials 0.000 claims description 2
- 229910052719 titanium Inorganic materials 0.000 claims description 2
- 229910052737 gold Inorganic materials 0.000 claims 1
- 238000000034 method Methods 0.000 abstract description 24
- 238000005530 etching Methods 0.000 abstract description 15
- 230000031700 light absorption Effects 0.000 abstract description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 20
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 13
- 239000000463 material Substances 0.000 description 7
- 239000000203 mixture Substances 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 6
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- -1 oxygen ions Chemical class 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 238000002310 reflectometry Methods 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- FRIKWZARTBPWBN-UHFFFAOYSA-N [Si].O=[Si]=O Chemical compound [Si].O=[Si]=O FRIKWZARTBPWBN-UHFFFAOYSA-N 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 235000012054 meals Nutrition 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 238000010079 rubber tapping Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0093—Wafer bonding; Removal of the growth substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0016—Processes relating to electrodes
Definitions
- the present invention relates to a light emitting device, and more particularly to an AlGalnP light emitting diode structure.
- the conventional AlGaInP LED has a double heterostructure (DH), as shown in FIG. 8.
- the LED stacked sequentially, from a bottom thereof, has an n-type ohmic contact electrode 2 , a GaAs substrate 3 , an n-type (Al x Ga 1 ⁇ x ) 0.5 In 0.5 P lower cladding layer 4 with an Al composition between about 70%-100%, an (Al x Ga 1 ⁇ x ) 0.5 In 0.5 P active layer 5 with an Al composition of 0%-45%, a p-type (Al x Ga 1 ⁇ x ) 0.5 In 0.5 P upper cladding layer 6 with an Al composition 70%-100%, a p-type high energy band gap current spreading layer 7 such as layers of GaP, GaAsP, AlGaAs or GalnP, and a p-type ohmic contact layer 8 as well as a bonding pad 9 .
- a p-type high energy band gap current spreading layer 7 such as layers of GaP, GaA
- the wavelengths of the light emitted are varied from 650 nm: red to 555 nm: green.
- a drawback is generally found in the conventional LED, that is: while the light emitted from the active layer 5 towards the substrate 3 will be totally absorbed by GaAs substrate 3 . It is because the GaAs substrate has an energy gap smaller than that of the active layer 5 . Therefore, the light generated is absorbed resulted in lower light generated efficiency for this kind of conventional AlGaInP LED.
- Kish et al. disclosed a wafer-bonded transparent-substrate (TS) (Al x Ga 1 ⁇ x ) 0.5 In 0.5 P/GaP light emitting diode, entitled “Very high efficiency semiconductor wafer-bonded transparent-substrate (Al x Ga 1 ⁇ x ) 0.5 In 0.5 P/GaP light emitting diodes” on Appl. Phys. Lett. Vol. 64, No. 21, 2839 (1994).
- the TS AlGaInP LED was fabricated by growing a very thick (about 50 ⁇ m) p-type GaP window layer by hydride vapor phase epitaxy (HVPE) formed on epi-layers light emitting structure. Subsequently, the temporary n-type GaAs substrate is selectively removed using conventional chemical etching techniques. After removing the GaAs substrate, the LED epilayer structure is then bonded to an 8-10 mil thick n-type GaP substrate.
- HVPE hydride vapor phase epitaxy
- the TS AlGaInP LED exhibits a two fold improvement in light output compared to absorbing substrate (AS) AlGaInP LEDs.
- AS substrate
- the fabrication process of TS AlGaInP LED is very complicated. Since the bonding process is to make two III-V semiconductor wafers directed bond together by heating and pressing for a period of time. Even worse, a non-ohmic contact interface between them is generally found to have high resistance. To manufacture these TS AlGaInP LEDs in high yield and low cost is difficult as a result.
- An object of the present invention is thus to provide a LED structure which is composed a newly bonding layer and a transparent substrate.
- a temporary semiconductor substrate having epi-layers thereon sequentially formed, from a bottom thereof, with an n-type etch stop layer, an n-type cladding layer, an active layer epi-layers, a p-type cladding layer, and a p-type ohmic contact epi-layer is prepared. And then a first metal electrode is formed on the p-type ohmic contact epi-layer.
- the temporary semiconductor substrate is bonded to a transparent substrate with the p-type ohmic contact epi-layer and the first metal electrode face to the transparent substrate by a BCB, a transparent resin or the like.
- the temporary semiconductor substrate is removed by etching and stopping at the etch stop layer.
- two steps of lithographic and etching methods are carried out successively so as to form an opening that exposes the first metal electrode.
- a trench of about 3 to 6 mils in width is formed, which exposes a portion of the p-type ohmic contact epi-layer.
- a contact channel of about 0.5 to 3 mils in width is formed to contact the first metal electrode.
- the processes are performed to form a transparent conductive layer atop the etch stop layer, to form a first boding metal on the contact channel, and a second boding metal (or called second electrode) on the transparent conductive layer.
- the second preferred embodiment is modified from the first preferred embodiment.
- the approaching of forming a trench and a contact channel are as the first preferred embodiment
- the modified portion is the second boding metal, which is refilled in a preserved hole constructed by photoresist and transparent conductive layer, Thus after the photoresist removal, the second bonding layer is higher than a surface level of the transparent conductive layer.
- the two step etchings to form a trench and a contact channel are the same as prior two preferred embodiments. Thereafter a contact hole or a recess region is formed in the etch stop layer first, and then a transparent conductive layer is formed on the etch stop layer including refilled the contact hole or the recess region.
- the two step etchings to form a trench and a contact channel are the same as before, A dielectric region is then formed in the etch stop layer. Thereafter the processes of forming the transparent conductive layer and two bonding metals are as the first prior embodiment.
- the processes are modified from the fourth preferred embodiment.
- a high resistance region is formed in the etch stop layer by ion implant with nonconductive ions.
- FIG. 1 is a schematic cross-sectional view of the light emitting diode before bonding with a transparent substrate according to the present invention.
- FIG. 2 is a schematic cross-sectional view of the transparent substrate coated with transparent adhesive layer according to the present invention.
- FIG. 3A to FIG. 3E are schematic cross-sectional views of a series of fabricating process for a light emitting diode according to the first preferred embodiment of the present invention.
- FIG. 4A to FIG. 4C are schematic cross-sectional views of a series of fabricating process for a light emitting diode according to the second preferred embodiment of the present invention.
- FIG. 5 is a schematic cross-sectional view of fabricating a light emitting diode according to the third preferred embodiment of the present invention.
- FIG. 6 is a schematic cross-sectional view of fabricating a light emitting diode according to the fourth preferred embodiment of the present invention.
- FIG. 7 is a schematic cross-sectional view of fabricating a light emitting diode according to the fifth preferred embodiment of the present invention.
- FIG. 8 is a schematic cross-sectional view of fabricating a light emitting diode according to the prior art.
- the present invention disclosed a new LED structure and the making method.
- the detailed descriptions accompany with the FIG. 1 to FIG. 7 are as follows.
- the cross-sectional view shows an epi-LED stack structure comprises, from a bottom thereof, an n-type temporary GaAs substrate 26 , an etching stop layer 24 , a lower cladding layer 22 , an active layer 20 an upper cladding layer 18 , a p-type ohmic contact epi-layer 16 and a p-type metal electrode 28 .
- the shape of the metal electrode 28 is arbitrary, shown in the figure is a ring shape, so two electrode blocks 28 are observed in a cross-sectional view.
- the lower cladding layer 22 is an n-type (Al x Ga 1 ⁇ x ) 0.5 In 0.5 P.
- the active layer 20 is an undoped (Al x Ga 1 ⁇ x ) 0.5 In 0.5 P layer and the upper cladding layer 18 is a p-type (Al x Ga 1 ⁇ x ) 0.5 In 0.5 P layer.
- the p-type ohmic contact epi-layer 16 can be a layer selected from GaP, GaAsP, AlGaAs or GaInP. All of the candidates for serving as the p-type ohmic contact epi-layer 16 require having an, energy band gap higher than those of the active layer thereby alleviating the light absorption. Moreover, the p-type ohmic contact epi-layer 16 usually has high carrier concentrations doped therein so as to form a good ohmic contact.
- the ratio of forgoing compound is, for example of the preferred embodiment only, not intended to limit the claim scope.
- the invention is also applied to any ratio of the composition.
- the structure of active layer 20 can be a single hetero-structure (SH), a double hetero-structure (DH), or multiple quantum wells (MQW).
- DH it comprised: the n-type (Al x Ga 1 ⁇ x ) 0.5 In 0.5 P lower cladding layer 22 , the (Al x Ga 1 ⁇ x ) 0.5 In 0.5 P active layer 20 and the p-type (Al x Ga 1 ⁇ x ) 0.5 In 0.5 P upper cladding layer 18 .
- the typical thickness of the layer 22 , 20 , and 18 are respectively, between about 0.5-10 ⁇ m, 0.5-2.0 ⁇ m and 0.5-3.0 ⁇ m in thickness, The thicker of lower cladding layer 22 is with, the more evenly spread the current will be. Since, the lower cladding layer 22 does not absorb the light emitting from the active layer. Thus it does not affect the light emitting efficiency.
- the preferred material of the etching stop layer 24 according to the present invention can be any III-V compound semiconductor material that has an etching selectively to that of the GaAs substrate 26 .
- the lattice matched with that of the GaAs substrate 26 is not crucial. It's for sure, if the lattice matched well is also preferred because it can reduce the dislocation density.
- the good candidates of those satisfied above conditions, for examples, InGaP or AlGaAs can be served as the etch stop layer 24 .
- the lower cladding layer 22 can also be served as the etching stop layer 24 since it has a high selectivity to GaAs substrate 26 , and thus if the thickness of the lower cladding layer 22 is thick enough, the etch stop layer 24 becomes optional.
- the structure comprises a transparent adhesive layer 14 , for example, a BCB (B-staged bisbenzocyclobutene; BCB) layer and a transparent substrate (TS) 10 .
- the material of the adhesive layer 14 is not limited to BCB. Any adhesive material with similar property, such as epoxy is also applicable to the invention.
- the transparent substrate 10 can be a substrate selected from glass, sapphire, SiC, GaP, GaAsP, ZnSe, ZnS, or ZnSSe. Other materials can also be chosen as the transparent substrate 10 as long as the light absorbed by the material is minor.
- One advantage of the present invention is that the transparent substrate 10 is not limited to be a single crystal substrate.
- the transparent substrate herein is used for supporting the LED epitaxial layer and avoids the LED epi-layers from breaking.
- the injected current does not need to flow through the transparent substrate 10 .
- either poly-crystal or amorphous crystal can be used as the TS 10 . Accordingly, the manufacture can be cost down.
- the epi-layer structure as shown in FIG. 1 is bonded together with the TS 10 by BCB layer 14 .
- the adhesion process is carried out at a temperature of about 250° C. with pressure and heat for a while.
- a step of coating an adhesion prompter on the surface of TS 10 can be optionally done.
- the thermal process can be firstly performed at 60 to 100° C. for a while to evaporate organic solvent away, and then heated and pressed at a temperature of about 200-600° C.
- the opaque n-type GaAs substrate 26 is then removed and stopped at the etching stop layer 24 by an etchant mixture, for example, 5H 3 PO 4 :3H 2 O 2 :3H 2 O or 1NH 4 OH:35H 2 O 2 .
- an etchant mixture for example, 5H 3 PO 4 :3H 2 O 2 :3H 2 O or 1NH 4 OH:35H 2 O 2 .
- a first photoresist pattern 29 is then coated on the etch stop layer 24 to define a first trench 30 .
- a dry etching for example, RIE (reactive ion etching) is then applied to sequentially remove the exposed portion of the etch stop layer 24 , the lower cladding layer 22 , the active layer 20 and upper cladding layer 18 and slightly etch the p-type ohmic contact epitaxial layer 16 so as to further remove a portion thickness thereof, as is shown in FIG. 3B.
- Two step levels are formed.
- a second photoresist pattern 32 having a strip of opening of about 0.5 to 3 mil is formed on the p-type ohmic contact epitaxial layer 16 so as to define a contact channel 33 therein to connect the p-type ohmic contact metal electrode 28 .
- a second dry etch is performed using the second photoresist pattern 32 as a mask to form a contact channel 33 .
- the second photoresist pattern 32 is removed, as is shown in FIG. 3C, a third photoresist pattern 34 is coated on the exposed sidewall surface and bottom surface of first trench 30 .
- a lithographic process is performed to expose the surface of the etch stop layer 24 .
- an n-type ohmic contact transparent electrode 35 is deposited on the etch stop layer 24 and on the third photoresist resist pattern 34 .
- the n-type ohmic contact transparent conductive layer 35 is selected from materials with properties of low resistance, and high transparent oxide layer such as a layer of indium tin oxide (ITO), indium oxide, tin oxide, zinc oxide or magnesium oxide.
- the thickness of ohmic contact transparent electrode 35 of about 100 ⁇ to 10000 ⁇ is preferred.
- a thin metal layer with 30 ⁇ to 300 ⁇ in thickness can replace for the ohmic contact transparent conductive layer 35 .
- the thin metal layer 35 can be chosen from Au, GeAu, Al, Ti, Ni and the combination thereof.
- the metal layer 35 is transparent for a layer with such thickness. Since the adhesion of the transparent oxide layer or thin metal layer 35 on the photoresist layer 34 is much weaker than those on the etch stop layer 24 , a lift off technique which is tapping an adhesive tap and then pull it up is thus easier to strip the weaker adhesive portions layer away. Thereafter, referring to FIG.
- a lithographic is carried out to coat a fourth photoresist pattern 37 on the resulting surfaces.
- the fourth photoresist pattern 37 includes opening 39 A and 39 B.
- the opening 39 A is slightly larger than the contact channel 33 to expose the metal electrode 28 and the opening 39 B is to define the position of electrode on the transparent conductive layer 35 .
- a meal layer 40 is deposited on the resulting surface by sputtering or by E-beam process as is shown in FIG. 3D.
- a lift off technique is then done to strip the portion of metal layer 40 on the fourth photoresist pattern 37 and then removes the residue fourth photoresist 37 , as is shown in FIG. 3E.
- the remnant metal layer 40 A is only left on the contact channel 33 and the metal layer 40 B on transparent conductive layer 35 .
- FIG. 4A The method of second preferred embodiment according to the present invention is shown in FIG. 4A.
- a fifth photoresist pattern 42 is coated on a side wall, on a bottom of the first trench 30 and contains also a photoresist block 42 A on an etch stop layer 24 by lithographic method.
- a transparent oxide layer or thin metal layer is then formed on the resulting surface, including the exposed portion of the etch stop layer 24 and on the fifth photoresist layer 42 , the photoresist block 42 A.
- a lift off process is performed so that a transparent conductive layer 44 contains an opening refilled is formed on the etch stop layer 24 .
- a sixth photoresist pattern 46 including an opening 45 A exposed contact channel 33 , and an opening 45 B exposed etch stop layer 24 on the transparent conductive layer 44 , is formed by coating and lithographic method.
- a metal layer 48 formed on all surfaces, a lift off process to strip away those of weak bonding portions and remnant photoresist removal are successively carried out.
- FIG. 4C where the metal layer 48 A and 48 B are not only filled in the contact channel 33 and opening, 45 B, respectively but also have an altitude higher than the surface level of the transparent conductive layer 44 .
- the contact between the metal layer 48 B and the transparent electrode 44 is of Shockley contact. Consequently, the metal layer 48 B is served as a current block so as to distribute the current evenly.
- the third preferred embodiment according to the present invention is shown in FIG. 5. Slightly different from two prior preferred embodiments, before forming the transparent electrode 55 , a lithographic and an etching step are sequentially performed to form a recessive region 50 in the etch stop layer 24 and expose the lower cladding layer 22 thereto. Then transparent conductive layer 52 and metal layer 55 A and 55 B are formed as second preferred embodiment. The transparent electrode 52 filled in the etch stop layer is to distribute the injunction current uniformly.
- FIG. 6 The fourth preferred embodiment according to the present invention is shown in FIG. 6, which is modified from the third preferred embodiment.
- a dielectric layer 51 is refilled in the recession region 50 .
- the dielectric layer 51 is chosen from silicon dioxide silicon nitride or aluminum oxide.
- the dielectric layer 51 is a current block which makes the current flow distributed out of the second electrode 57 B.
- the successively steps of forming the transparent electrode 56 and the metal bonding layer 57 A and 57 B are similar to those steps of forming the metal bonding layer 40 A and the transparent electrode 35 .
- the fifth preferred embodiment according to the present invention is shown in FIG. 7, which is modified from the fourth preferred embodiment.
- the current block of a high resistance region 61 is formed by performing a lithographic process to pattern a region and then performing ion implantation with oxygen ions or hydrogen ions into the etch stop layer 24 .
- the transparent conductive layer 63 and the metal bonding layer 65 A and 65 B are formed as the same steps as depicted in the first preferred embodiment.
- Another approaching of forming high resistance region 61 is through diffusion of oxygen and hydrogen instead of ion implant.
- the power output of the AlGaInP four components LED, operated at 20 mA in accordance with the present invention is of about 4 mW which is about two times as light intensity as conventional LED including absorption substrate.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
Abstract
Description
- This application incorporates by reference Taiwanese application Serial No 90132394, filed on Dec. 26, 2001
- 1. Field of the Invention
- The present invention relates to a light emitting device, and more particularly to an AlGalnP light emitting diode structure.
- 2. Description of the Prior Art
- The conventional AlGaInP LED has a double heterostructure (DH), as shown in FIG. 8. The LED stacked sequentially, from a bottom thereof, has an n-type
ohmic contact electrode 2, aGaAs substrate 3, an n-type (AlxGa1−x)0.5In0.5Plower cladding layer 4 with an Al composition between about 70%-100%, an (AlxGa1−x)0.5In0.5Pactive layer 5 with an Al composition of 0%-45%, a p-type (AlxGa1−x)0.5In0.5Pupper cladding layer 6 with an Al composition 70%-100%, a p-type high energy band gapcurrent spreading layer 7 such as layers of GaP, GaAsP, AlGaAs or GalnP, and a p-typeohmic contact layer 8 as well as abonding pad 9. - With the composition alternation of the
active layer 5, the wavelengths of the light emitted are varied from 650 nm: red to 555 nm: green. A drawback is generally found in the conventional LED, that is: while the light emitted from theactive layer 5 towards thesubstrate 3 will be totally absorbed by GaAssubstrate 3. It is because the GaAs substrate has an energy gap smaller than that of theactive layer 5. Therefore, the light generated is absorbed resulted in lower light generated efficiency for this kind of conventional AlGaInP LED. - To overcome the
substrate 3 light absorption problem, several conventional LED fabrication technologies have been disclosed. However, those conventional technologies still accompany with several disadvantages and limitations. For example, Sugawara et al. disclosed a method published in Appl. Phys. Lett. Vol. 61, 1775(1992), Sugawara et al. inserted a distributed Bragg reflector (DBR) layer in between GaAs substrate and lower cladding layer so as to reflect those light emitted toward the GaAs substrate. However, the reflectivity of DBR layer is usefully only for those light which almost vertically towards the GaAs substrate. With the decrease of injection angle, the reflectivity is drastically decreased. Consequently, the improvement of external quantum efficiency is limited. - Kish et al. disclosed a wafer-bonded transparent-substrate (TS) (AlxGa1−x)0.5In0.5P/GaP light emitting diode, entitled “Very high efficiency semiconductor wafer-bonded transparent-substrate (AlxGa1−x)0.5In0.5P/GaP light emitting diodes” on Appl. Phys. Lett. Vol. 64, No. 21, 2839 (1994). The TS AlGaInP LED was fabricated by growing a very thick (about 50 μm) p-type GaP window layer by hydride vapor phase epitaxy (HVPE) formed on epi-layers light emitting structure. Subsequently, the temporary n-type GaAs substrate is selectively removed using conventional chemical etching techniques. After removing the GaAs substrate, the LED epilayer structure is then bonded to an 8-10 mil thick n-type GaP substrate.
- For the light illuminated concerned, the TS AlGaInP LED exhibits a two fold improvement in light output compared to absorbing substrate (AS) AlGaInP LEDs. However, the fabrication process of TS AlGaInP LED is very complicated. Since the bonding process is to make two III-V semiconductor wafers directed bond together by heating and pressing for a period of time. Even worse, a non-ohmic contact interface between them is generally found to have high resistance. To manufacture these TS AlGaInP LEDs in high yield and low cost is difficult as a result.
- Another conventional technique was proposed by Horng et al., on Appl. Phys. Lett. Vol. 75, No. 20, 3054 (1999) entitled “AlGaInP light-emitting diodes with mirror substrates fabricated by wafer bonding.” Horng et al., reported a mirror-substrate (MS) of AlGaInP/metal/SiO2/Si LED fabricated by wafer-fused technology. In LED, AuBe/Au stack layer function as a bonding layer for silicon substrate and epi-layer LED. However, the intensity of the AlGaInP LED is only about 90 mcd under 20 mA injecting current. The light intensity is at least lower than that of TS AlGaInP LED by 40%. It could not be satisfied.
- An object of the present invention is thus to provide a LED structure which is composed a newly bonding layer and a transparent substrate.
- Firstly, a temporary semiconductor substrate having epi-layers thereon sequentially formed, from a bottom thereof, with an n-type etch stop layer, an n-type cladding layer, an active layer epi-layers, a p-type cladding layer, and a p-type ohmic contact epi-layer is prepared. And then a first metal electrode is formed on the p-type ohmic contact epi-layer.
- Thereafter the temporary semiconductor substrate is bonded to a transparent substrate with the p-type ohmic contact epi-layer and the first metal electrode face to the transparent substrate by a BCB, a transparent resin or the like. Next the temporary semiconductor substrate is removed by etching and stopping at the etch stop layer.
- After that, two steps of lithographic and etching methods are carried out successively so as to form an opening that exposes the first metal electrode. In the first lithographic and etching step, a trench of about 3 to 6 mils in width is formed, which exposes a portion of the p-type ohmic contact epi-layer. In the second lithographic and etching step, a contact channel of about 0.5 to 3 mils in width is formed to contact the first metal electrode. Thereafter, the processes are performed to form a transparent conductive layer atop the etch stop layer, to form a first boding metal on the contact channel, and a second boding metal (or called second electrode) on the transparent conductive layer.
- The second preferred embodiment is modified from the first preferred embodiment. The approaching of forming a trench and a contact channel are as the first preferred embodiment The modified portion is the second boding metal, which is refilled in a preserved hole constructed by photoresist and transparent conductive layer, Thus after the photoresist removal, the second bonding layer is higher than a surface level of the transparent conductive layer.
- In the third preferred embodiment, the two step etchings to form a trench and a contact channel are the same as prior two preferred embodiments. Thereafter a contact hole or a recess region is formed in the etch stop layer first, and then a transparent conductive layer is formed on the etch stop layer including refilled the contact hole or the recess region.
- In the fourth preferred embodiment, the two step etchings to form a trench and a contact channel are the same as before, A dielectric region is then formed in the etch stop layer. Thereafter the processes of forming the transparent conductive layer and two bonding metals are as the first prior embodiment.
- In the fifth preferred embodiment, the processes are modified from the fourth preferred embodiment. Instead of forming a dielectric region, a high resistance region is formed in the etch stop layer by ion implant with nonconductive ions.
- The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:
- FIG. 1 is a schematic cross-sectional view of the light emitting diode before bonding with a transparent substrate according to the present invention.
- FIG. 2 is a schematic cross-sectional view of the transparent substrate coated with transparent adhesive layer according to the present invention.
- FIG. 3A to FIG. 3E are schematic cross-sectional views of a series of fabricating process for a light emitting diode according to the first preferred embodiment of the present invention.
- FIG. 4A to FIG. 4C are schematic cross-sectional views of a series of fabricating process for a light emitting diode according to the second preferred embodiment of the present invention.
- FIG. 5 is a schematic cross-sectional view of fabricating a light emitting diode according to the third preferred embodiment of the present invention.
- FIG. 6 is a schematic cross-sectional view of fabricating a light emitting diode according to the fourth preferred embodiment of the present invention.
- FIG. 7 is a schematic cross-sectional view of fabricating a light emitting diode according to the fifth preferred embodiment of the present invention.
- FIG. 8 is a schematic cross-sectional view of fabricating a light emitting diode according to the prior art.
- The present invention disclosed a new LED structure and the making method. The detailed descriptions accompany with the FIG. 1 to FIG. 7 are as follows.
- Referring to FIG. 1, the cross-sectional view shows an epi-LED stack structure comprises, from a bottom thereof, an n-type
temporary GaAs substrate 26, anetching stop layer 24, alower cladding layer 22, anactive layer 20 anupper cladding layer 18, a p-type ohmic contact epi-layer 16 and a p-type metal electrode 28. The shape of themetal electrode 28 is arbitrary, shown in the figure is a ring shape, so twoelectrode blocks 28 are observed in a cross-sectional view. - The
lower cladding layer 22 is an n-type (AlxGa1−x)0.5In0.5P. Theactive layer 20 is an undoped (AlxGa1−x)0.5In0.5P layer and theupper cladding layer 18 is a p-type (AlxGa1−x)0.5In0.5P layer. - The p-type ohmic contact epi-
layer 16 can be a layer selected from GaP, GaAsP, AlGaAs or GaInP. All of the candidates for serving as the p-type ohmic contact epi-layer 16 require having an, energy band gap higher than those of the active layer thereby alleviating the light absorption. Moreover, the p-type ohmic contact epi-layer 16 usually has high carrier concentrations doped therein so as to form a good ohmic contact. The (AlxGa1−x)0.5In0.5Pactive layer 20 is with Al composition of about x=0 to 0.45. The Al dosage in theupper cladding layer 18 andlower cladding layer 22 is of about x=0.5 to 1.0. For situation of without Al containing, the wavelength of the light emitted from Ga0.5In0.5P LED is about 635 nm, which is in range of red visible light. - As is known by skilled in the art, the ratio of forgoing compound is, for example of the preferred embodiment only, not intended to limit the claim scope. The invention is also applied to any ratio of the composition. Furthermore, the structure of
active layer 20 can be a single hetero-structure (SH), a double hetero-structure (DH), or multiple quantum wells (MQW). For DH, it comprised: the n-type (AlxGa1−x)0.5In0.5Plower cladding layer 22, the (AlxGa1−x)0.5In0.5Pactive layer 20 and the p-type (AlxGa1−x)0.5In0.5Pupper cladding layer 18. The typical thickness of thelayer lower cladding layer 22 is with, the more evenly spread the current will be. Since, thelower cladding layer 22 does not absorb the light emitting from the active layer. Thus it does not affect the light emitting efficiency. - The preferred material of the
etching stop layer 24 according to the present invention can be any III-V compound semiconductor material that has an etching selectively to that of theGaAs substrate 26. As to the lattice matched with that of theGaAs substrate 26 is not crucial. It's for sure, if the lattice matched well is also preferred because it can reduce the dislocation density. The good candidates of those satisfied above conditions, for examples, InGaP or AlGaAs can be served as theetch stop layer 24. Thelower cladding layer 22 can also be served as theetching stop layer 24 since it has a high selectivity toGaAs substrate 26, and thus if the thickness of thelower cladding layer 22 is thick enough, theetch stop layer 24 becomes optional. - Subsequently, a structure as shown in FIG. 2 is prepared. The structure comprises a transparent
adhesive layer 14, for example, a BCB (B-staged bisbenzocyclobutene; BCB) layer and a transparent substrate (TS) 10. The material of theadhesive layer 14 is not limited to BCB. Any adhesive material with similar property, such as epoxy is also applicable to the invention. Thetransparent substrate 10 can be a substrate selected from glass, sapphire, SiC, GaP, GaAsP, ZnSe, ZnS, or ZnSSe. Other materials can also be chosen as thetransparent substrate 10 as long as the light absorbed by the material is minor. One advantage of the present invention is that thetransparent substrate 10 is not limited to be a single crystal substrate. The transparent substrate herein is used for supporting the LED epitaxial layer and avoids the LED epi-layers from breaking. In addition, the injected current does not need to flow through thetransparent substrate 10. In other words, either poly-crystal or amorphous crystal can be used as theTS 10. Accordingly, the manufacture can be cost down. - Thereafter, the epi-layer structure as shown in FIG. 1 is bonded together with the
TS 10 byBCB layer 14. The adhesion process is carried out at a temperature of about 250° C. with pressure and heat for a while. To improve the adhesion well, prior to coat aBCB layer 14 on the surface of theTS 10, a step of coating an adhesion prompter on the surface ofTS 10 can be optionally done. Alternatively, after epi-layers bonded with transparent surface by BCB, the thermal process can be firstly performed at 60 to 100° C. for a while to evaporate organic solvent away, and then heated and pressed at a temperature of about 200-600° C. - Thereafter, the opaque n-
type GaAs substrate 26 is then removed and stopped at theetching stop layer 24 by an etchant mixture, for example, 5H3PO4:3H2O2:3H2O or 1NH4OH:35H2O2. - Referring to FIG. 3A, a
first photoresist pattern 29 is then coated on theetch stop layer 24 to define afirst trench 30. A dry etching, for example, RIE (reactive ion etching), is then applied to sequentially remove the exposed portion of theetch stop layer 24, thelower cladding layer 22, theactive layer 20 andupper cladding layer 18 and slightly etch the p-type ohmiccontact epitaxial layer 16 so as to further remove a portion thickness thereof, as is shown in FIG. 3B. Two step levels are formed. - After stripping the
first photoresist pattern 29, as is shown in FIG. 3B, asecond photoresist pattern 32 having a strip of opening of about 0.5 to 3 mil is formed on the p-type ohmiccontact epitaxial layer 16 so as to define acontact channel 33 therein to connect the p-type ohmiccontact metal electrode 28. Thereafter, a second dry etch is performed using thesecond photoresist pattern 32 as a mask to form acontact channel 33. - After etching is implemented, the
second photoresist pattern 32 is removed, as is shown in FIG. 3C, athird photoresist pattern 34 is coated on the exposed sidewall surface and bottom surface offirst trench 30. Next, a lithographic process is performed to expose the surface of theetch stop layer 24. Then, an n-type ohmic contacttransparent electrode 35 is deposited on theetch stop layer 24 and on the third photoresist resistpattern 34. The n-type ohmic contact transparentconductive layer 35 is selected from materials with properties of low resistance, and high transparent oxide layer such as a layer of indium tin oxide (ITO), indium oxide, tin oxide, zinc oxide or magnesium oxide. The thickness of ohmic contacttransparent electrode 35 of about 100 Å to 10000 Å is preferred. Alternatively, a thin metal layer with 30 Å to 300 Å in thickness can replace for the ohmic contact transparentconductive layer 35. Thethin metal layer 35 can be chosen from Au, GeAu, Al, Ti, Ni and the combination thereof. Themetal layer 35 is transparent for a layer with such thickness. Since the adhesion of the transparent oxide layer orthin metal layer 35 on thephotoresist layer 34 is much weaker than those on theetch stop layer 24, a lift off technique which is tapping an adhesive tap and then pull it up is thus easier to strip the weaker adhesive portions layer away. Thereafter, referring to FIG. 3D, a lithographic is carried out to coat afourth photoresist pattern 37 on the resulting surfaces. Thefourth photoresist pattern 37 includesopening opening 39A is slightly larger than thecontact channel 33 to expose themetal electrode 28 and theopening 39B is to define the position of electrode on the transparentconductive layer 35. Thereafter, ameal layer 40 is deposited on the resulting surface by sputtering or by E-beam process as is shown in FIG. 3D. A lift off technique is then done to strip the portion ofmetal layer 40 on thefourth photoresist pattern 37 and then removes the residuefourth photoresist 37, as is shown in FIG. 3E. Thus, theremnant metal layer 40A is only left on thecontact channel 33 and themetal layer 40B on transparentconductive layer 35. - The method of second preferred embodiment according to the present invention is shown in FIG. 4A. After two etching steps are sequentially implemented for forming the
first trench 30 and thecontact channel 33 as the first preferred embodiment, afifth photoresist pattern 42 is coated on a side wall, on a bottom of thefirst trench 30 and contains also aphotoresist block 42A on anetch stop layer 24 by lithographic method. A transparent oxide layer or thin metal layer is then formed on the resulting surface, including the exposed portion of theetch stop layer 24 and on thefifth photoresist layer 42, thephotoresist block 42A. Then a lift off process is performed so that a transparentconductive layer 44 contains an opening refilled is formed on theetch stop layer 24. Finally, as is shown in FIG. 4B asixth photoresist pattern 46, including anopening 45A exposedcontact channel 33, and anopening 45B exposedetch stop layer 24 on the transparentconductive layer 44, is formed by coating and lithographic method. Next ametal layer 48 formed on all surfaces, a lift off process to strip away those of weak bonding portions and remnant photoresist removal are successively carried out. The result is shown in FIG. 4C, where themetal layer contact channel 33 and opening, 45B, respectively but also have an altitude higher than the surface level of the transparentconductive layer 44. Note, the contact between themetal layer 48B and thetransparent electrode 44 is of Shockley contact. Consequently, themetal layer 48B is served as a current block so as to distribute the current evenly. - The third preferred embodiment according to the present invention is shown in FIG. 5. Slightly different from two prior preferred embodiments, before forming the transparent electrode55, a lithographic and an etching step are sequentially performed to form a recessive region50 in the
etch stop layer 24 and expose thelower cladding layer 22 thereto. Then transparentconductive layer 52 andmetal layer transparent electrode 52 filled in the etch stop layer is to distribute the injunction current uniformly. - The fourth preferred embodiment according to the present invention is shown in FIG. 6, which is modified from the third preferred embodiment. After forming a
recess region 50 in theetch stop layer 24, adielectric layer 51 is refilled in therecession region 50. Thedielectric layer 51 is chosen from silicon dioxide silicon nitride or aluminum oxide. Thedielectric layer 51 is a current block which makes the current flow distributed out of thesecond electrode 57B. The successively steps of forming thetransparent electrode 56 and themetal bonding layer metal bonding layer 40A and thetransparent electrode 35. - The fifth preferred embodiment according to the present invention is shown in FIG. 7, which is modified from the fourth preferred embodiment. Instead of forming a recess region and then refilled in by a
dielectric layer 51, the current block of ahigh resistance region 61 is formed by performing a lithographic process to pattern a region and then performing ion implantation with oxygen ions or hydrogen ions into theetch stop layer 24. The transparentconductive layer 63 and themetal bonding layer high resistance region 61 is through diffusion of oxygen and hydrogen instead of ion implant. - The power output of the AlGaInP four components LED, operated at 20 mA in accordance with the present invention is of about 4 mW which is about two times as light intensity as conventional LED including absorption substrate.
- While the preferred embodiment of the invention has been illustrated and described, it will be appreciated that various changes can be made therein without departing from the spirit and scope of the invention.
Claims (22)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW090132394A TW513820B (en) | 2001-12-26 | 2001-12-26 | Light emitting diode and its manufacturing method |
TW90132394 | 2001-12-26 | ||
TW90132394A | 2001-12-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
US6583443B1 US6583443B1 (en) | 2003-06-24 |
US20030116770A1 true US20030116770A1 (en) | 2003-06-26 |
Family
ID=21680034
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/196,370 Expired - Lifetime US6583443B1 (en) | 2001-12-26 | 2002-07-17 | Light emitting diode and method of making the same |
Country Status (2)
Country | Link |
---|---|
US (1) | US6583443B1 (en) |
TW (1) | TW513820B (en) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040119080A1 (en) * | 2002-08-12 | 2004-06-24 | Hashimoto Jun-Ichi | Semiconductor optical device |
US20050194587A1 (en) * | 2004-02-20 | 2005-09-08 | Min-Hsun Hsieh | Organic adhesive light-emitting device with ohmic metal bulge |
WO2007036197A1 (en) * | 2005-09-30 | 2007-04-05 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor chip |
WO2007036198A3 (en) * | 2005-09-29 | 2007-05-24 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor chip |
US20070126022A1 (en) * | 2005-12-06 | 2007-06-07 | Samsung Electro-Mechanics Co., Ltd. | Vertical gallium-nitride based light emitting diode and manufacturing of the same |
US20080197378A1 (en) * | 2007-02-20 | 2008-08-21 | Hua-Shuang Kong | Group III Nitride Diodes on Low Index Carrier Substrates |
DE102005006822B4 (en) * | 2004-02-20 | 2010-03-18 | Epistar Corp. | Light emitting device with organic adhesive and vertical structure |
US20110095325A1 (en) * | 2005-01-18 | 2011-04-28 | Epistar Corporation | Optoelectronic semiconductor device and manufacturing method thereof |
WO2012013523A1 (en) * | 2010-07-28 | 2012-02-02 | Osram Opto Semiconductors Gmbh | Radation-emitting semi-conductor chip and a method for producing a radiation-emitting semi-conductor chip |
US20130001584A1 (en) * | 2011-06-28 | 2013-01-03 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device |
US8436368B2 (en) | 2004-06-30 | 2013-05-07 | Cree, Inc. | Methods of forming light emitting devices having current reducing structures |
US8558261B2 (en) | 2010-12-13 | 2013-10-15 | Hon Hai Precision Industry Co., Ltd. | Light emitting chip and method for manufacturing the same |
EP2445019A3 (en) * | 2010-10-25 | 2014-04-09 | LG Innotek Co., Ltd. | Electrode configuration for a light emitting diode |
CN104409465A (en) * | 2014-11-20 | 2015-03-11 | 厦门乾照光电股份有限公司 | Manufacturing method of high-voltage light emitting diode having high light emitting efficiency |
CN104752452A (en) * | 2015-03-20 | 2015-07-01 | 厦门乾照光电股份有限公司 | Manufacture method of HV LED (high voltage light emitting diode) of stereoscopic light emitting structure |
EP2448019B1 (en) * | 2010-10-29 | 2018-10-17 | LG Innotek Co., Ltd. | Reflecting layer for a light emitting diode |
EP3651216A4 (en) * | 2018-08-20 | 2020-07-01 | LG Chem, Ltd. | Embedded electrode substrate for transparent light-emitting element display, and method for manufacturing same |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW544958B (en) * | 2002-07-15 | 2003-08-01 | Epistar Corp | Light emitting diode with an adhesive layer and its manufacturing method |
US6723623B1 (en) * | 2002-12-20 | 2004-04-20 | Micron Technology, Inc. | Methods of forming implant regions relative to transistor gates |
DE10261676A1 (en) * | 2002-12-31 | 2004-07-22 | Osram Opto Semiconductors Gmbh | Light emitting diode chip comprises epitaxial semiconductor sequence having protective layer and electromagnetic radiation emitting active zone, used for high efficiency semiconductor light emitting diodes |
TW578318B (en) * | 2002-12-31 | 2004-03-01 | United Epitaxy Co Ltd | Light emitting diode and method of making the same |
CN100345313C (en) * | 2003-07-24 | 2007-10-24 | 元砷光电科技股份有限公司 | LED and manufacturing method thereof |
US20050040212A1 (en) * | 2003-08-23 | 2005-02-24 | Kuang-Neng Yang | Method for manufacturing nitride light-emitting device |
US20050191777A1 (en) * | 2003-09-22 | 2005-09-01 | National Chung-Hsing University | Method for producing light emitting diode with plated substrate |
KR100571818B1 (en) * | 2003-10-08 | 2006-04-17 | 삼성전자주식회사 | light emitting device and method of manufacturing the same |
KR20050035325A (en) * | 2003-10-10 | 2005-04-18 | 삼성전기주식회사 | Nitride semiconductor light emitting device and method of manufacturing the same |
US20060002442A1 (en) * | 2004-06-30 | 2006-01-05 | Kevin Haberern | Light emitting devices having current blocking structures and methods of fabricating light emitting devices having current blocking structures |
JP4922555B2 (en) * | 2004-09-24 | 2012-04-25 | スタンレー電気株式会社 | LED device |
US7274040B2 (en) * | 2004-10-06 | 2007-09-25 | Philips Lumileds Lighting Company, Llc | Contact and omnidirectional reflective mirror for flip chipped light emitting devices |
US7335920B2 (en) | 2005-01-24 | 2008-02-26 | Cree, Inc. | LED with current confinement structure and surface roughening |
TWI248691B (en) * | 2005-06-03 | 2006-02-01 | Formosa Epitaxy Inc | Light emitting diode and method of fabricating thereof |
KR100750932B1 (en) * | 2005-07-31 | 2007-08-22 | 삼성전자주식회사 | Growth of Single Nitride-based Semiconductors Using Substrate Decomposition Prevention Layer And Manufacturing of High-quality Nitride-based Light Emitting Devices |
KR100831843B1 (en) * | 2006-11-07 | 2008-05-22 | 주식회사 실트론 | Compound semiconductor substrate grown on metal layer, method for manufacturing the same, and compound semiconductor device using the same |
JP2009049267A (en) * | 2007-08-22 | 2009-03-05 | Toshiba Corp | Semiconductor light-emitting device and method of manufacturing the same |
CN101990714B (en) * | 2008-04-30 | 2012-11-28 | Lg伊诺特有限公司 | Light emitting device and method for manufacturing the same |
TWI384650B (en) * | 2008-07-18 | 2013-02-01 | Lextar Electronics Corp | Method for fabricating light emitting diode chip |
US20100019222A1 (en) * | 2008-07-25 | 2010-01-28 | High Power Opto.Inc. | Low-temperature led chip metal bonding layer |
US8383438B2 (en) * | 2008-08-19 | 2013-02-26 | Lattice Power (Jiangxi) Corporation | Method for fabricating InGaAIN light-emitting diodes with a metal substrate |
TWI416758B (en) * | 2008-12-12 | 2013-11-21 | Everlight Electronics Co Ltd | Structure of light emitting diode and method of fabricaiting the same |
TWI473292B (en) | 2008-12-15 | 2015-02-11 | Lextar Electronics Corp | Light emitting diode |
KR101020910B1 (en) * | 2008-12-24 | 2011-03-09 | 엘지이노텍 주식회사 | Semiconductor light emitting device and fabrication method thereof |
KR101064082B1 (en) * | 2009-01-21 | 2011-09-08 | 엘지이노텍 주식회사 | Light emitting element |
TWI423476B (en) * | 2010-08-13 | 2014-01-11 | Lextar Electronics Corp | Light emitting diode and fabricating method thereof |
US8603847B2 (en) * | 2012-01-16 | 2013-12-10 | Varian Semiconductor Equipment Associates, Inc. | Integration of current blocking layer and n-GaN contact doping by implantation |
CN105457021A (en) * | 2012-05-04 | 2016-04-06 | 辉瑞公司 | Prostate-associated antigens and vaccine-based immunotherapy regimens |
US9433040B2 (en) * | 2013-06-14 | 2016-08-30 | Micron Technology, Inc. | Light-emitting metal-oxide-semiconductor devices and associated systems, devices, and methods |
TW201511329A (en) | 2013-09-12 | 2015-03-16 | Lextar Electronics Corp | Light emitting diode structure |
CN105470360A (en) * | 2014-08-29 | 2016-04-06 | 比亚迪股份有限公司 | Led chip and manufacturing method thereof |
CN109860364B (en) * | 2017-08-30 | 2020-09-01 | 天津三安光电有限公司 | Light emitting diode |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5300791A (en) * | 1992-09-29 | 1994-04-05 | Industrial Technology Research Institute | Light emitting diode |
GB2284705B (en) * | 1993-12-08 | 1997-06-25 | Huang Kuo Hsin | Efficient light emitting diodes with modified window layers |
US5751752A (en) * | 1994-09-14 | 1998-05-12 | Rohm Co., Ltd. | Semiconductor light emitting device and manufacturing method therefor |
-
2001
- 2001-12-26 TW TW090132394A patent/TW513820B/en not_active IP Right Cessation
-
2002
- 2002-07-17 US US10/196,370 patent/US6583443B1/en not_active Expired - Lifetime
Cited By (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040119080A1 (en) * | 2002-08-12 | 2004-06-24 | Hashimoto Jun-Ichi | Semiconductor optical device |
DE102005006822B4 (en) * | 2004-02-20 | 2010-03-18 | Epistar Corp. | Light emitting device with organic adhesive and vertical structure |
US20050194587A1 (en) * | 2004-02-20 | 2005-09-08 | Min-Hsun Hsieh | Organic adhesive light-emitting device with ohmic metal bulge |
US8237182B2 (en) * | 2004-02-20 | 2012-08-07 | Epistar Corporation | Organic adhesive light-emitting device with ohmic metal bulge |
DE102005006821B4 (en) * | 2004-02-20 | 2010-04-29 | Epistar Corp. | Light emission component with organic adhesive |
US8704240B2 (en) | 2004-06-30 | 2014-04-22 | Cree, Inc. | Light emitting devices having current reducing structures |
US8436368B2 (en) | 2004-06-30 | 2013-05-07 | Cree, Inc. | Methods of forming light emitting devices having current reducing structures |
US8860065B2 (en) | 2005-01-18 | 2014-10-14 | Epistar Corporation | Optoelectronic semiconductor device |
US20110095325A1 (en) * | 2005-01-18 | 2011-04-28 | Epistar Corporation | Optoelectronic semiconductor device and manufacturing method thereof |
US8158995B2 (en) | 2005-09-29 | 2012-04-17 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor chip |
WO2007036198A3 (en) * | 2005-09-29 | 2007-05-24 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor chip |
US20100264434A1 (en) * | 2005-09-29 | 2010-10-21 | Andreas Ploessl | Optoelectronic Semiconductor Chip |
WO2007036197A1 (en) * | 2005-09-30 | 2007-04-05 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor chip |
US20090121245A1 (en) * | 2005-09-30 | 2009-05-14 | Ralph Wirth | Optoelectronic Semiconductor Chip |
US7573076B2 (en) * | 2005-12-06 | 2009-08-11 | Samsung Electro-Mechanics Co., Ltd. | Vertical gallium-nitride based light emitting diode |
US20070126022A1 (en) * | 2005-12-06 | 2007-06-07 | Samsung Electro-Mechanics Co., Ltd. | Vertical gallium-nitride based light emitting diode and manufacturing of the same |
US7695989B2 (en) | 2005-12-06 | 2010-04-13 | Samsung Electro-Mechanics Co., Ltd. | Method of manufacturing vertical gallium-nitride based light emitting diode |
US20090181485A1 (en) * | 2005-12-06 | 2009-07-16 | Samsung Electro-Mechanics Co., Ltd. | Method of manufacturing vertical gallium-nitride based light emitting diode |
US20080197378A1 (en) * | 2007-02-20 | 2008-08-21 | Hua-Shuang Kong | Group III Nitride Diodes on Low Index Carrier Substrates |
US11245060B2 (en) | 2007-08-27 | 2022-02-08 | Epistar Corporation | Optoelectronic semiconductor device |
WO2012013523A1 (en) * | 2010-07-28 | 2012-02-02 | Osram Opto Semiconductors Gmbh | Radation-emitting semi-conductor chip and a method for producing a radiation-emitting semi-conductor chip |
US8946761B2 (en) | 2010-07-28 | 2015-02-03 | Osram Opto Semiconductors Gmbh | Radiation-emitting semiconductor chip and method for producing a radiation-emitting semiconductor chip |
EP2445019A3 (en) * | 2010-10-25 | 2014-04-09 | LG Innotek Co., Ltd. | Electrode configuration for a light emitting diode |
US8835972B2 (en) | 2010-10-25 | 2014-09-16 | Lg Innotek Co., Ltd. | Light emitting device, method for fabricating the light emitting device, light emitting device package and lighting system |
EP2448019B1 (en) * | 2010-10-29 | 2018-10-17 | LG Innotek Co., Ltd. | Reflecting layer for a light emitting diode |
US8558261B2 (en) | 2010-12-13 | 2013-10-15 | Hon Hai Precision Industry Co., Ltd. | Light emitting chip and method for manufacturing the same |
US8436395B2 (en) * | 2011-06-28 | 2013-05-07 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device |
US20130001584A1 (en) * | 2011-06-28 | 2013-01-03 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device |
CN104409465A (en) * | 2014-11-20 | 2015-03-11 | 厦门乾照光电股份有限公司 | Manufacturing method of high-voltage light emitting diode having high light emitting efficiency |
CN104752452A (en) * | 2015-03-20 | 2015-07-01 | 厦门乾照光电股份有限公司 | Manufacture method of HV LED (high voltage light emitting diode) of stereoscopic light emitting structure |
EP3651216A4 (en) * | 2018-08-20 | 2020-07-01 | LG Chem, Ltd. | Embedded electrode substrate for transparent light-emitting element display, and method for manufacturing same |
US10923644B2 (en) | 2018-08-20 | 2021-02-16 | Lg Chem, Ltd. | Embedded electrode substrate for transparent light emitting device display and method for manufacturing thereof |
Also Published As
Publication number | Publication date |
---|---|
US6583443B1 (en) | 2003-06-24 |
TW513820B (en) | 2002-12-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6583443B1 (en) | Light emitting diode and method of making the same | |
US6900068B2 (en) | Light emitting diode and method of making the same | |
USRE43411E1 (en) | Series connection of two light emitting diodes through semiconductor manufacture process | |
US6853011B2 (en) | Light emitting diode and method of making the same | |
US7129527B2 (en) | Light emitting diode and method of making the same | |
US6682950B2 (en) | Light emitting diode and method of making the same | |
JP3520270B2 (en) | Light emitting diode and method of manufacturing the same | |
US6869820B2 (en) | High efficiency light emitting diode and method of making the same | |
US6797987B2 (en) | High efficiency light emitting diode and method of making the same | |
US6462358B1 (en) | Light emitting diode and method for manufacturing the same | |
JP4177097B2 (en) | Method of manufacturing a semiconductor chip emitting radiation based on III-V nitride semiconductor and semiconductor chip emitting radiation | |
US6156584A (en) | Method of manufacturing a semiconductor light emitting device | |
KR100609118B1 (en) | Flip chip light emitting diode and method of manufactureing the same | |
WO2008082097A1 (en) | Light emitting device and fabrication method thereof | |
KR100648136B1 (en) | Light Emitting Diode and manufacturing method of the same | |
JP2010092965A (en) | Light emitting device and process of fabricating the same | |
CN105355746A (en) | Semiconductor light emitting device including graded region | |
CN1142599C (en) | LED and its preparing process | |
JP2007059623A (en) | Manufacturing method of high-intensity light-emitting diode having reflection layer | |
CN1167139C (en) | Light emitting diode and its preparation method | |
KR101252558B1 (en) | Method for making LED having vertical topology | |
TW200417067A (en) | Light emitting diode and method of making the same | |
KR101136877B1 (en) | Vertical-type zinc-oxide based light emitting diode and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED EPITAXY CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANG, CHIH-SUNG;YANG, KUANG-NENG;CHEN, TZER-PERNG;REEL/FRAME:013106/0899 Effective date: 20020515 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: EPISTAR CORPORATION, TAIWAN Free format text: MERGER;ASSIGNOR:UNITED EPITAXY COMPANY, LTD.;REEL/FRAME:017746/0292 Effective date: 20051125 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |