US20030094660A1 - Method for fabricating different gate oxide thickness within the same chip - Google Patents
Method for fabricating different gate oxide thickness within the same chip Download PDFInfo
- Publication number
- US20030094660A1 US20030094660A1 US09/968,793 US96879301A US2003094660A1 US 20030094660 A1 US20030094660 A1 US 20030094660A1 US 96879301 A US96879301 A US 96879301A US 2003094660 A1 US2003094660 A1 US 2003094660A1
- Authority
- US
- United States
- Prior art keywords
- ions
- silicon dioxide
- areas
- implanted
- nitrogen
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 36
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 120
- IJGRMHOSHXDMSA-UHFFFAOYSA-N nitrogen Substances N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims abstract description 73
- 235000012239 silicon dioxide Nutrition 0.000 claims abstract description 57
- 239000000377 silicon dioxide Substances 0.000 claims abstract description 57
- 239000000758 substrate Substances 0.000 claims abstract description 55
- 239000004065 semiconductor Substances 0.000 claims abstract description 51
- 229910052757 nitrogen Inorganic materials 0.000 claims abstract description 47
- -1 nitrogen ions Chemical class 0.000 claims abstract description 39
- 229910052801 chlorine Inorganic materials 0.000 claims abstract description 36
- 239000000460 chlorine Substances 0.000 claims abstract description 36
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 claims abstract description 33
- GDTBXPJZTBHREO-UHFFFAOYSA-N bromine Substances BrBr GDTBXPJZTBHREO-UHFFFAOYSA-N 0.000 claims abstract description 31
- 229910052794 bromium Inorganic materials 0.000 claims abstract description 31
- 150000002500 ions Chemical class 0.000 claims description 26
- WKBOTKDWSSQWDR-UHFFFAOYSA-N Bromine atom Chemical compound [Br] WKBOTKDWSSQWDR-UHFFFAOYSA-N 0.000 claims description 19
- 230000003647 oxidation Effects 0.000 claims description 13
- 238000007254 oxidation reaction Methods 0.000 claims description 13
- 229910052710 silicon Inorganic materials 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 4
- 230000000873 masking effect Effects 0.000 claims description 3
- CPELXLSAUQHCOX-UHFFFAOYSA-M Bromide Chemical compound [Br-] CPELXLSAUQHCOX-UHFFFAOYSA-M 0.000 claims description 2
- 239000000203 mixture Substances 0.000 claims 2
- 239000007943 implant Substances 0.000 description 19
- 125000004429 atom Chemical group 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 238000009826 distribution Methods 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 238000004090 dissolution Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 239000002904 solvent Substances 0.000 description 2
- VEXZGXHMUGYJMC-UHFFFAOYSA-M Chloride anion Chemical compound [Cl-] VEXZGXHMUGYJMC-UHFFFAOYSA-M 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- DGAQECJNVWCQMB-PUAWFVPOSA-M Ilexoside XXIX Chemical compound C[C@@H]1CC[C@@]2(CC[C@@]3(C(=CC[C@H]4[C@]3(CC[C@@H]5[C@@]4(CC[C@@H](C5(C)C)OS(=O)(=O)[O-])C)C)[C@@H]2[C@]1(C)O)C)C(=O)O[C@H]6[C@@H]([C@H]([C@@H]([C@H](O6)CO)O)O)O.[Na+] DGAQECJNVWCQMB-PUAWFVPOSA-M 0.000 description 1
- HBBGRARXTFLTSG-UHFFFAOYSA-N Lithium ion Chemical compound [Li+] HBBGRARXTFLTSG-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 125000001309 chloro group Chemical group Cl* 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 230000003100 immobilizing effect Effects 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 229910001416 lithium ion Inorganic materials 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000000979 retarding effect Effects 0.000 description 1
- 239000011734 sodium Substances 0.000 description 1
- 229910001415 sodium ion Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
- H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/3165—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation
- H01L21/31654—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself
- H01L21/31658—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe
- H01L21/31662—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe of silicon in uncombined form
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/116—Oxidation, differential
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/163—Thick-thin oxides
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/981—Utilizing varying dielectric thickness
Definitions
- the present invention is concerned with a method for simultaneously fabricating different oxide thicknesses on the same semiconductor substrate.
- the present invention is especially advantageous when fabricating CMOS semiconductor devices and especially for providing gate oxide insulators of different thicknesses.
- gate oxide thickness is a major concern in terms of reliability considerations when providing integrated circuit devices containing transistors and other circuit elements that operate at differing voltage levels.
- a relatively thin gate oxide of about 40 ⁇ is typically grown in a conventional 1.8 volt, 0.25 micron process while a relatively thick gate oxide of about 70 ⁇ is grown in a conventional 3.3 volt, 0.5 micron process.
- One prior method of forming different gate oxide thickness on the same substrate involves multiple masking, strip, and oxide formation steps.
- such approach typically significantly increases the overall manufacturing cost and degrades the reliability as well as yield due to the potential resist residues contamination.
- the oxide thickness control is more difficult because the thick oxide layer results from the combination of multiple oxide formation cycles.
- Another method for providing dual gate oxide thicknesses employs nitrogen implant for retarding the oxidation rate on the thin gate oxide device component, while permitting a thicker oxide to grow where the nitrogen implant has been blocked.
- nitrogen implant alone has resulted in certain problems. For instance, implanting nitrogen at high doses introduces beam damage in the channel region of the device. This damage in turn results in changes in the channel impurity distributions as well as introducing silicon defects which can degrade sub-Vt leakage (off current), gate oxide breakdown voltage as well as reliability.
- an improved process for simultaneously fabricating different oxide thicknesses on the same semiconductor substrate employs implanting chlorine and/or bromine ions into areas of a semiconductor substrate where silicon oxide having the highest thicknesses is to be formed.
- This improved fabrication technique is the subject matter of U.S. patent application Ser. No. 09/090,735 filed Jun. 4, 1998, entitled “Method for Fabricating Different Gate Oxide Thicknesses within the Same Chip” to Ronsheim and assigned to International Business Machines Corporation, the assignee of this application, disclosure of which is incorporated herein by reference.
- the present invention provides a process for simultaneously fabricating different oxide thicknesses on the same semiconductor substrate that overcome problems of prior suggested techniques.
- the present invention makes it possible to increase or extend the range of differences in thicknesses between thicker and thinner silicon dioxide layers.
- at least two different ions are used, one being nitrogen and the other being chlorine and/or bromine.
- the nitrogen is used in those areas where a slower or reduced oxidation rate is desired, while chlorine and/or bromine is used in those areas where a faster oxidation rate is desired.
- chlorine and bromine is used in those areas where a faster oxidation rate is desired.
- chlorine and/or bromine implants are employed to affect the thick oxide device regions, which are the non-critical gate dielectrics instead of the relatively thin gate oxide regions.
- the thin gate oxide uniformity is critical especially as the oxides are scaled to 25 ⁇ and less. Accordingly, controlling the thickness of thin gate oxide regions is achieved according to the present invention by employing nitrogen implants.
- the present invention is concerned with a method for simultaneously fabricating different oxide thicknesses on the same semiconductor substrate.
- the method of the present invention comprises forming a sacrificial layer on the surface of the semiconductor. Chlorine and/or bromine ions are implanted through the sacrificial layer into areas of the semiconductor substrate where silicon dioxide having the higher thicknesses is to be formed. It is preferred according to the present invention that the chlorine and/or bromine ions be implanted at relatively low energy levels and modest dosage levels. In particular, the chlorine and/or bromine ions are typically implanted at a dose of about 2 ⁇ 10 13 to 2 ⁇ 10 15 atoms/cm 2 and at an energy of about 1 to about 15 keV.
- Nitrogen ions are implanted through the sacrificial layer into areas of the semiconductor substrate where silicon dioxide having the thinner thicknesses is to be formed. It is preferred according to the present invention that the nitrogen ions be implanted at relatively low energy levels and modest dosage levels. In particular, the nitrogen ions are typically implanted at a dose of about 2 ⁇ 10 13 to about 2 ⁇ 10 15 atoms/cm 2 and an energy of about 1 to about 15 keV.
- more than one nitrogen and/or chlorine and/or bromine implantation step can be employed with different dosages of nitrogen and/or chlorine and/or bromine. This makes it possible to tailor and fine tune many silicon dioxide thicknesses as is desired on the substrate. Furthermore, if desired, areas of the substrate where silicon dioxide is to be formed can be left undoped to achieve one more different gate oxide thickness.
- the sacrificial silicon dioxide layer is removed and a layer of silicon dioxide is then grown by thermal oxidation on the surface of the semiconductor substrate.
- the growth rate of the silicon dioxide in the regions containing the chlorine and/or bromine implanted ions is greater than the growth rate in regions not containing the implanted chlorine and/or bromine ions and therefore the silicon dioxide layer will be thicker in those areas compared to the silicon dioxide layer in the areas not containing the implanted chlorine and/or bromine ions.
- the growth rate of the silicon dioxide in the regions containing the nitrogen implanted ions is less than the growth rate in regions not containing the implanted nitrogen ions and therefore the silicon dioxide layer will be thinner in those areas compared to the silicon dioxide layer in the areas not containing the implanted nitrogen ions.
- the present invention is concerned with a semiconductor substrate having different oxide thicknesses thereon obtained by the above method.
- the present invention is concerned with a semiconductor substrate having nitrogen doping in selected areas thereof, chlorine and/or bromine doping in other selected areas thereof and thermally grown silicon oxide layers on the substrate having different thicknesses, wherein the silicon dioxide layer in the regions located above those areas having the chlorine and/or bromine doping is thicker than the silicon dioxide layer in areas above the semiconductor substrate that do not include the chlorine and/or bromine doping, and wherein the silicon dioxide layer in the regions located above those areas having the nitrogen doping is thinner than the silicon dioxide layer in areas above the semiconductor substrate that do not include the nitrogen doping.
- FIG. 1 is a schematic diagram of a semiconductor structure during the ion implantation of chlorine and/or bromine stage of fabrication according to the process of the present invention.
- FIG. 2 is a schematic diagram of a semiconductor structure during the nitrogen ion implantation stage of fabrication according to the process of the present invention.
- FIG. 3 is a schematic diagram of a semiconductor structure at the fabrication stage of removing a sacrificial layer according to the process of the present invention.
- FIG. 4 is a schematic diagram of a semiconductor structure at the fabrication stage of growing a layer of silicon oxide on the semiconductor substrate.
- FIG. 1 wherein is shown a semiconductor substrate 1 , which is typically monocrystalline silicon or a SOI substrate (silicon on insulator). Shallow trench isolation regions 2 are formed as is conventional in the art.
- a layer of sacrificial silicon dioxide 3 is grown on the surface of the semiconductor substrate, typically to a thickness of about 25 to about 120 ⁇ , with 60 ⁇ being an example.
- the sacrificial silicon dioxide layer is provided for cleaning the active silicon regions of residual nitride from the previous isolation process as well as for removing the near surface silicon which may have been damaged or contaminated in the previous processing.
- a photoresist 6 is applied over the sacrificial silicon dioxide layer and is patterned by conventional lithographic technique so as to selectively open regions in the resist where a thicker gate oxide is desired.
- Chlorine and/or bromine ions are implanted through the sacrificial silicon dioxide layer into the semiconductor substrate in the regions not covered by the photoresist.
- the ions are implanted at a dosage of about 2 ⁇ 10 13 to about 2 ⁇ 10 15 atoms/cm 2 and preferably about 5 ⁇ 10 13 to about 1 ⁇ 10 15 atoms/cm 2 and at an energy from about 1 to about 15 keV depending upon the thickness and preferably at an energy of about 2 to about 10 keV of the sacrificial oxide.
- the implant energy needed to position the implant distribution peak below the oxide/substrate interface is directly proportional to the thickness of the sacrificial oxide layer.
- the chlorine and/or bromine will enhance the subsequent thermal oxidation rate as well as immobilizing any sodium and lithium ion contamination that might be present in the gate. Moreover, in view of the relatively narrow implant distribution of chlorine and bromine, implant damage from such is confined to the regions of the subsequent thick oxide growth and the damaged silicon will be consumed in the gate oxidation process.
- the remaining photoresist 6 is next stripped by dissolution in a suitable solvent, and a photoresist 7 is applied over the sacrificial silicon dioxide layer and is patterned by conventional lithographic technique so as to mask the thicker gate oxide device areas (i.e. where doped with chlorine and/or bromine) and open regions in the resist where a thinner gate oxide is desired.
- a photoresist 7 is applied over the sacrificial silicon dioxide layer and is patterned by conventional lithographic technique so as to mask the thicker gate oxide device areas (i.e. where doped with chlorine and/or bromine) and open regions in the resist where a thinner gate oxide is desired.
- Nitrogen ions are implanted through the sacrificial silicon dioxide layer into the semiconductor substrate in the regions not covered by the photoresist.
- the ions are implanted at a dosage of about 2 ⁇ 10 13 to about 2 ⁇ 10 15 atoms/cm 2 and preferably about 5 ⁇ 10 13 to about 1 ⁇ 10 15 atoms/cm 2 and at an energy from about 1 to about 15 keV depending upon the thickness and preferably at an energy of about 2 to about 10 keV of the sacrificial oxide.
- the implant energy needed to position the implant distribution peak below the oxide/substrate interface is directly proportional to the thickness of the sacrificial oxide layer.
- the remaining photoresist 7 is next stripped by dissolution in a suitable solvent. Then, the sacrificial silicon dioxide layer 3 is removed such as by chemical etching for example in a HF solution.
- a layer of silicon dioxide is then grown on the substrate by thermal oxidation by heating the substrate to a temperature of from about 800° C. to about 1000° C. and subjecting the substrate to an oxidizing ambient such as wet or dry O 2 .
- the gate oxide layer 4 grown on the chlorine and/or bromine ion implanted portion of the substrate will be thicker than the gate oxide layer 5 of the nitrogen implanted portion of the substrate. This is due to the fact that the chlorine and bromine ions cause a significant increase in the growth rate of the gate oxide layer grown on the ion implanted portion, while the nitrogen causes a decrease in the growth rate of the oxide.
- gate oxide layers of varying thickness are simultaneously formed on a single substrate.
- implanting of chlorine ion at a dose of 2 ⁇ 10 15 chlorine atoms/cm 2 at an energy level of 10 keV provided an increase of about 2.2 times the thickness of the oxide where nitrogen ions are implanted at a dose of about 6 ⁇ 10 14 atoms/cm 2 at an energy level of 5 keV.
- the gate oxide for the N-implanted portions was about 18 ⁇ and that for the Cl-implanted portions was about 40 ⁇ as determined by TEM analysis.
- the gate oxide grown on the portions without any implants was about 25 ⁇ .
- a deposited nitride layer (not shown) can be provided over the oxide or a nitridization of the oxide may be performed using the well-known nitridization by heating in NO or N 2 O.
- CMOS structures conventional in the art such as NMOS and PMOS devices.
- a layer of polysilicon can be deposited over the gate silicon dioxide layers for instance to a thickness of about 1000 to about 2000 ⁇ and then delineated to provide the desired gate regions.
- source and drain regions can be provided where necessary and a dielectric layer composed of, for example, borophosphosilicate glass and/or silicon dioxide over the semiconductor device structures can be provided. Openings are then made through the dielectric layer to the source and drain regions within the semiconductor substrate where contacts are desired. A metal layer such as aluminum is deposited to fill the contact openings and patterned. Finally, a passivation layer can be provided over the integrated circuit.
- a dielectric layer composed of, for example, borophosphosilicate glass and/or silicon dioxide over the semiconductor device structures can be provided. Openings are then made through the dielectric layer to the source and drain regions within the semiconductor substrate where contacts are desired.
- a metal layer such as aluminum is deposited to fill the contact openings and patterned.
- a passivation layer can be provided over the integrated circuit.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Formation Of Insulating Films (AREA)
Abstract
Description
- The present invention is concerned with a method for simultaneously fabricating different oxide thicknesses on the same semiconductor substrate. The present invention is especially advantageous when fabricating CMOS semiconductor devices and especially for providing gate oxide insulators of different thicknesses.
- An increasing demand exists for providing semiconductor chips having gate oxide layers of varying thicknesses. In fact, the gate oxide thickness is a major concern in terms of reliability considerations when providing integrated circuit devices containing transistors and other circuit elements that operate at differing voltage levels. By way of example, a relatively thin gate oxide of about 40 Å is typically grown in a conventional 1.8 volt, 0.25 micron process while a relatively thick gate oxide of about 70 Å is grown in a conventional 3.3 volt, 0.5 micron process.
- Device scaling trends have led to low voltage operation with relatively thin gate oxides; whereas, some circuit applications still require a relatively thick gate oxide, such as driver/receiver circuitry at the chip I/O, and some analog output devices. The thick oxide is necessary for the high voltage devices in order to ensure reliability, while the thin gate oxide is desirable for the relatively fast logic devices that use low voltages at the gate. Use of relatively thick oxide for the lower voltage transistors cause poor device performance and significantly decrease the speed.
- Moreover, with the trend of trying to put as many different circuits as possible in the same chip to achieve more functionality and/or improved performance (such as Merged logic-DRAM, embedded NVM microcontrols), there are even more different possible combinations for different parts of circuits in the same chip to have different gate oxide thickness to achieve the optimized performance and reliability in the system level.
- One prior method of forming different gate oxide thickness on the same substrate involves multiple masking, strip, and oxide formation steps. However, such approach typically significantly increases the overall manufacturing cost and degrades the reliability as well as yield due to the potential resist residues contamination. Besides, the oxide thickness control is more difficult because the thick oxide layer results from the combination of multiple oxide formation cycles.
- Another method for providing dual gate oxide thicknesses employs nitrogen implant for retarding the oxidation rate on the thin gate oxide device component, while permitting a thicker oxide to grow where the nitrogen implant has been blocked. However, the use of nitrogen implant alone has resulted in certain problems. For instance, implanting nitrogen at high doses introduces beam damage in the channel region of the device. This damage in turn results in changes in the channel impurity distributions as well as introducing silicon defects which can degrade sub-Vt leakage (off current), gate oxide breakdown voltage as well as reliability.
- Low dose of nitrogen implant for thin oxide with n-type dopant (such as As) co-implant for thick oxide is another approach proposed to achieve multi-gate oxide thickness on the wafer. The problem with this process is that it depends on the dopant to enhance the oxidation rate which limits the freedom of usage because the dopant at the same time determines the substrate concentration which is a very important parameter in the device structure.
- It has also been suggested to implant relatively high concentrations of fluoride ion into selected areas of a semiconductor substrate in order to increase or enhance oxide growth in those areas. The relatively high fluoride ion concentrations promote higher oxidation rates primarily through silicon damage. Moreover, use of fluoride ions are problematic since such are not compatible, for instance, with boron-doped PFET gates, as currently used in advanced logic CMOS. In particular, fluorine promotes penetration or diffusion of boron ions into the gate oxide. Accordingly, using fluoride ions as discussed in U.S. Pat. No. 5,480,828 is not especially suitable for advanced CMOS from a practical application viewpoint.
- More recently, an improved process for simultaneously fabricating different oxide thicknesses on the same semiconductor substrate employs implanting chlorine and/or bromine ions into areas of a semiconductor substrate where silicon oxide having the highest thicknesses is to be formed. This improved fabrication technique is the subject matter of U.S. patent application Ser. No. 09/090,735 filed Jun. 4, 1998, entitled “Method for Fabricating Different Gate Oxide Thicknesses within the Same Chip” to Ronsheim and assigned to International Business Machines Corporation, the assignee of this application, disclosure of which is incorporated herein by reference.
- Although this latter process represents a significant improvement, there still exists room for improvement.
- The present invention provides a process for simultaneously fabricating different oxide thicknesses on the same semiconductor substrate that overcome problems of prior suggested techniques.
- The present invention makes it possible to increase or extend the range of differences in thicknesses between thicker and thinner silicon dioxide layers. According to the present invention, at least two different ions are used, one being nitrogen and the other being chlorine and/or bromine. The nitrogen is used in those areas where a slower or reduced oxidation rate is desired, while chlorine and/or bromine is used in those areas where a faster oxidation rate is desired. By employing the chlorine and bromine, the dosage of the nitrogen used can be lower than that required by prior art processes. This in turn, significantly reduces, if not entirely eliminates, problems discussed above due to nitrogen doping.
- According to the present invention, chlorine and/or bromine implants are employed to affect the thick oxide device regions, which are the non-critical gate dielectrics instead of the relatively thin gate oxide regions. The thin gate oxide uniformity is critical especially as the oxides are scaled to 25 Å and less. Accordingly, controlling the thickness of thin gate oxide regions is achieved according to the present invention by employing nitrogen implants.
- More particularly, the present invention is concerned with a method for simultaneously fabricating different oxide thicknesses on the same semiconductor substrate. The method of the present invention comprises forming a sacrificial layer on the surface of the semiconductor. Chlorine and/or bromine ions are implanted through the sacrificial layer into areas of the semiconductor substrate where silicon dioxide having the higher thicknesses is to be formed. It is preferred according to the present invention that the chlorine and/or bromine ions be implanted at relatively low energy levels and modest dosage levels. In particular, the chlorine and/or bromine ions are typically implanted at a dose of about 2×1013 to 2×1015 atoms/cm2 and at an energy of about 1 to about 15 keV.
- Nitrogen ions are implanted through the sacrificial layer into areas of the semiconductor substrate where silicon dioxide having the thinner thicknesses is to be formed. It is preferred according to the present invention that the nitrogen ions be implanted at relatively low energy levels and modest dosage levels. In particular, the nitrogen ions are typically implanted at a dose of about 2×1013 to about 2×1015 atoms/cm2 and an energy of about 1 to about 15 keV.
- The particular sequence of the implanting steps is not crucial and can be carried out in any order.
- Moreover, according to the present invention, when more than two oxide thicknesses are desired, more than one nitrogen and/or chlorine and/or bromine implantation step can be employed with different dosages of nitrogen and/or chlorine and/or bromine. This makes it possible to tailor and fine tune many silicon dioxide thicknesses as is desired on the substrate. Furthermore, if desired, areas of the substrate where silicon dioxide is to be formed can be left undoped to achieve one more different gate oxide thickness.
- After the ions are implanted, the sacrificial silicon dioxide layer is removed and a layer of silicon dioxide is then grown by thermal oxidation on the surface of the semiconductor substrate. The growth rate of the silicon dioxide in the regions containing the chlorine and/or bromine implanted ions is greater than the growth rate in regions not containing the implanted chlorine and/or bromine ions and therefore the silicon dioxide layer will be thicker in those areas compared to the silicon dioxide layer in the areas not containing the implanted chlorine and/or bromine ions.
- Similarly, the growth rate of the silicon dioxide in the regions containing the nitrogen implanted ions is less than the growth rate in regions not containing the implanted nitrogen ions and therefore the silicon dioxide layer will be thinner in those areas compared to the silicon dioxide layer in the areas not containing the implanted nitrogen ions.
- In addition, the present invention is concerned with a semiconductor substrate having different oxide thicknesses thereon obtained by the above method.
- Also, the present invention is concerned with a semiconductor substrate having nitrogen doping in selected areas thereof, chlorine and/or bromine doping in other selected areas thereof and thermally grown silicon oxide layers on the substrate having different thicknesses, wherein the silicon dioxide layer in the regions located above those areas having the chlorine and/or bromine doping is thicker than the silicon dioxide layer in areas above the semiconductor substrate that do not include the chlorine and/or bromine doping, and wherein the silicon dioxide layer in the regions located above those areas having the nitrogen doping is thinner than the silicon dioxide layer in areas above the semiconductor substrate that do not include the nitrogen doping.
- Still other objects and advantages of the present invention will become readily apparent by those skilled in the art from the following detailed description, wherein it is shown and described only the preferred embodiments of the invention, simply by way of illustration of the best mode contemplated of carrying out the invention. As will be realized the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, without departing from the invention. Accordingly, the description is to be regarded as illustrative in nature and not as restrictive.
- FIG. 1 is a schematic diagram of a semiconductor structure during the ion implantation of chlorine and/or bromine stage of fabrication according to the process of the present invention.
- FIG. 2 is a schematic diagram of a semiconductor structure during the nitrogen ion implantation stage of fabrication according to the process of the present invention.
- FIG. 3 is a schematic diagram of a semiconductor structure at the fabrication stage of removing a sacrificial layer according to the process of the present invention.
- FIG. 4 is a schematic diagram of a semiconductor structure at the fabrication stage of growing a layer of silicon oxide on the semiconductor substrate.
- In order to facilitate an understanding of the present invention, reference is made to the figures which illustrate a portion of a partially fabricated integrated circuit. In particular, see FIG. 1 wherein is shown a
semiconductor substrate 1, which is typically monocrystalline silicon or a SOI substrate (silicon on insulator). Shallowtrench isolation regions 2 are formed as is conventional in the art. A layer ofsacrificial silicon dioxide 3 is grown on the surface of the semiconductor substrate, typically to a thickness of about 25 to about 120 Å, with 60 Å being an example. The sacrificial silicon dioxide layer is provided for cleaning the active silicon regions of residual nitride from the previous isolation process as well as for removing the near surface silicon which may have been damaged or contaminated in the previous processing. - By way of illustration only, the discussion that follows refers to a sequence whereby chlorine and/or bromine doping occurs first and then nitrogen doping. It is understood, of course, that the sequence can be reversed. Likewise, if more than one dosage of nitrogen and/or chlorine and/or bromine is used, any sequence of the various doping steps can be employed.
- A photoresist6 is applied over the sacrificial silicon dioxide layer and is patterned by conventional lithographic technique so as to selectively open regions in the resist where a thicker gate oxide is desired.
- Chlorine and/or bromine ions, and preferably chlorine ions, are implanted through the sacrificial silicon dioxide layer into the semiconductor substrate in the regions not covered by the photoresist. The ions are implanted at a dosage of about 2×1013 to about 2×1015 atoms/cm2 and preferably about 5×1013 to about 1×1015 atoms/cm2 and at an energy from about 1 to about 15 keV depending upon the thickness and preferably at an energy of about 2 to about 10 keV of the sacrificial oxide. In particular, the implant energy needed to position the implant distribution peak below the oxide/substrate interface is directly proportional to the thickness of the sacrificial oxide layer.
- For example, a 60 Å sacrificial oxide would require a 5 keV implant; whereas, a 100 Å sacrificial oxide would require about 5-10 kev energy. Calculations of the mean range of the implanted ions are shown in the following table.
Implant energy Chlorine range Bromine range (keV) (A) (A) 2 51 47 5 93 79 10 155 118 15 206 154 - The chlorine and/or bromine will enhance the subsequent thermal oxidation rate as well as immobilizing any sodium and lithium ion contamination that might be present in the gate. Moreover, in view of the relatively narrow implant distribution of chlorine and bromine, implant damage from such is confined to the regions of the subsequent thick oxide growth and the damaged silicon will be consumed in the gate oxidation process.
- As illustrated in FIG. 2, the remaining photoresist6 is next stripped by dissolution in a suitable solvent, and a photoresist 7 is applied over the sacrificial silicon dioxide layer and is patterned by conventional lithographic technique so as to mask the thicker gate oxide device areas (i.e. where doped with chlorine and/or bromine) and open regions in the resist where a thinner gate oxide is desired.
- Nitrogen ions are implanted through the sacrificial silicon dioxide layer into the semiconductor substrate in the regions not covered by the photoresist. The ions are implanted at a dosage of about 2×1013 to about 2×1015 atoms/cm2 and preferably about 5×1013 to about 1×1015 atoms/cm2 and at an energy from about 1 to about 15 keV depending upon the thickness and preferably at an energy of about 2 to about 10 keV of the sacrificial oxide. In particular, the implant energy needed to position the implant distribution peak below the oxide/substrate interface is directly proportional to the thickness of the sacrificial oxide layer.
- For example, a 60 Å sacrificial oxide would require a 2 to 5 keV implant of nitrogen; whereas, a 100 Å sacrificial oxide would require about 10 keV energy. Calculations of the mean range of the implanted ions are shown in the following table:
Implant energy Nitrogen range (KeV) (A) 2 78 5 161 10 295 15 438 - The nitrogen retards the subsequent thermal oxidation rate.
- As illustrated in FIG. 3, the remaining photoresist7 is next stripped by dissolution in a suitable solvent. Then, the sacrificial
silicon dioxide layer 3 is removed such as by chemical etching for example in a HF solution. - As shown in FIG. 4, a layer of silicon dioxide is then grown on the substrate by thermal oxidation by heating the substrate to a temperature of from about 800° C. to about 1000° C. and subjecting the substrate to an oxidizing ambient such as wet or dry O2. Following oxidation, the gate oxide layer 4 grown on the chlorine and/or bromine ion implanted portion of the substrate will be thicker than the
gate oxide layer 5 of the nitrogen implanted portion of the substrate. This is due to the fact that the chlorine and bromine ions cause a significant increase in the growth rate of the gate oxide layer grown on the ion implanted portion, while the nitrogen causes a decrease in the growth rate of the oxide. Thus, gate oxide layers of varying thickness are simultaneously formed on a single substrate. - For example, implanting of chlorine ion at a dose of 2×1015 chlorine atoms/cm2 at an energy level of 10 keV provided an increase of about 2.2 times the thickness of the oxide where nitrogen ions are implanted at a dose of about 6×1014 atoms/cm2 at an energy level of 5 keV.
- The gate oxide for the N-implanted portions was about 18 Å and that for the Cl-implanted portions was about 40 Å as determined by TEM analysis. The gate oxide grown on the portions without any implants was about 25 Å.
- Next if desired, a deposited nitride layer (not shown) can be provided over the oxide or a nitridization of the oxide may be performed using the well-known nitridization by heating in NO or N2O.
- Next the device can be subjected to conventional techniques to provide CMOS structures conventional in the art such as NMOS and PMOS devices. For example, a layer of polysilicon can be deposited over the gate silicon dioxide layers for instance to a thickness of about 1000 to about 2000 Å and then delineated to provide the desired gate regions.
- Next, source and drain regions can be provided where necessary and a dielectric layer composed of, for example, borophosphosilicate glass and/or silicon dioxide over the semiconductor device structures can be provided. Openings are then made through the dielectric layer to the source and drain regions within the semiconductor substrate where contacts are desired. A metal layer such as aluminum is deposited to fill the contact openings and patterned. Finally, a passivation layer can be provided over the integrated circuit.
- The foregoing description of the invention illustrates and describes the present invention. Additionally, the disclosure shows and describes only the preferred embodiments of the invention but, as mentioned above, it is to be understood that the invention is capable of use in various other combinations, modifications, and environments and is capable of changes or modifications within the scope of the inventive concept as expressed herein, commensurate with the above teachings and/or the skill or knowledge of the relevant art. The embodiments described hereinabove are further intended to explain best modes known of practicing the invention and to enable others skilled in the art to utilize the invention in such, or other, embodiments and with the various modifications required by the particular applications or uses of the invention. Accordingly, the description is not intended to limit the invention to the form disclosed herein. Also, it is intended that the appended claims be construed to include alternative embodiments.
Claims (19)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/968,793 US20030094660A1 (en) | 1999-01-14 | 2001-10-03 | Method for fabricating different gate oxide thickness within the same chip |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/231,617 US6335262B1 (en) | 1999-01-14 | 1999-01-14 | Method for fabricating different gate oxide thicknesses within the same chip |
US09/968,793 US20030094660A1 (en) | 1999-01-14 | 2001-10-03 | Method for fabricating different gate oxide thickness within the same chip |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/231,617 Division US6335262B1 (en) | 1999-01-14 | 1999-01-14 | Method for fabricating different gate oxide thicknesses within the same chip |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030094660A1 true US20030094660A1 (en) | 2003-05-22 |
Family
ID=22869984
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/231,617 Expired - Fee Related US6335262B1 (en) | 1999-01-14 | 1999-01-14 | Method for fabricating different gate oxide thicknesses within the same chip |
US09/968,793 Abandoned US20030094660A1 (en) | 1999-01-14 | 2001-10-03 | Method for fabricating different gate oxide thickness within the same chip |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/231,617 Expired - Fee Related US6335262B1 (en) | 1999-01-14 | 1999-01-14 | Method for fabricating different gate oxide thicknesses within the same chip |
Country Status (1)
Country | Link |
---|---|
US (2) | US6335262B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050133831A1 (en) * | 2003-12-22 | 2005-06-23 | Shui-Ming Cheng | Body contact formation in partially depleted silicon on insulator device |
US20060091441A1 (en) * | 2006-02-10 | 2006-05-04 | Fleming Marshall J Jr | Method to eliminate arsenic contamination in trench capacitors |
US20060244069A1 (en) * | 2005-04-29 | 2006-11-02 | Karsten Wieczorek | Semiconductor device having a gate dielectric of different blocking characteristics |
US20070210448A1 (en) * | 2006-03-10 | 2007-09-13 | International Business Machines Corporation | Electroless cobalt-containing liner for middle-of-the-line (mol) applications |
US10181429B2 (en) | 2016-05-24 | 2019-01-15 | X-Fab Semiconductor Foundries Ag | Method for the formation of transistors PDSO1 and FDSO1 on a same substrate |
CN113540219A (en) * | 2020-04-22 | 2021-10-22 | 格芯(美国)集成电路科技有限公司 | Field Effect Transistor (FET) stack and method of forming the same |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030170964A1 (en) * | 1996-10-02 | 2003-09-11 | Micron Technology, Inc. | Oxidation of ion implanted semiconductors |
JP2001351989A (en) * | 2000-06-05 | 2001-12-21 | Nec Corp | Manufacturing method of semiconductor device |
US6645840B2 (en) * | 2000-10-19 | 2003-11-11 | Texas Instruments Incorporated | Multi-layered polysilicon process |
US6593182B2 (en) * | 2001-03-19 | 2003-07-15 | Macronix International Co., Ltd. | Method for forming multiple gate oxide layer with the plasma oxygen doping |
US20020197836A1 (en) * | 2001-06-11 | 2002-12-26 | International Business Machines Corporation | Method of forming variable oxide thicknesses across semiconductor chips |
SE522714C2 (en) * | 2001-07-13 | 2004-03-02 | Ericsson Telefon Ab L M | Preparation of low noise MOS device |
JP2003318405A (en) * | 2002-04-25 | 2003-11-07 | Mitsubishi Electric Corp | Semiconductor device and manufacturing method therefor |
US6541321B1 (en) * | 2002-05-14 | 2003-04-01 | Advanced Micro Devices, Inc. | Method of making transistors with gate insulation layers of differing thickness |
US6730566B2 (en) | 2002-10-04 | 2004-05-04 | Texas Instruments Incorporated | Method for non-thermally nitrided gate formation for high voltage devices |
US6849512B1 (en) * | 2002-10-30 | 2005-02-01 | Lsi Logic Corporation | Thin gate dielectric for a CMOS transistor and method of fabrication thereof |
US6806521B2 (en) * | 2003-01-08 | 2004-10-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated high performance MOS tunneling LED in ULSI technology |
US7906441B2 (en) | 2003-05-13 | 2011-03-15 | Texas Instruments Incorporated | System and method for mitigating oxide growth in a gate dielectric |
US6921703B2 (en) * | 2003-05-13 | 2005-07-26 | Texas Instruments Incorporated | System and method for mitigating oxide growth in a gate dielectric |
US20050074947A1 (en) * | 2003-09-18 | 2005-04-07 | Kim Hak Dong | Methods for fabricating semiconductor devices |
US9123572B2 (en) | 2004-05-06 | 2015-09-01 | Sidense Corporation | Anti-fuse memory cell |
US8735297B2 (en) | 2004-05-06 | 2014-05-27 | Sidense Corporation | Reverse optical proximity correction method |
JP4981661B2 (en) | 2004-05-06 | 2012-07-25 | サイデンス コーポレーション | Split channel antifuse array structure |
US7755162B2 (en) | 2004-05-06 | 2010-07-13 | Sidense Corp. | Anti-fuse memory cell |
US7087476B2 (en) * | 2004-07-28 | 2006-08-08 | Intel Corporation | Using different gate dielectrics with NMOS and PMOS transistors of a complementary metal oxide semiconductor integrated circuit |
US7214590B2 (en) * | 2005-04-05 | 2007-05-08 | Freescale Semiconductor, Inc. | Method of forming an electronic device |
US7459390B2 (en) * | 2006-03-20 | 2008-12-02 | Texas Instruments Incorporated | Method for forming ultra thin low leakage multi gate devices |
US8263463B2 (en) | 2009-03-30 | 2012-09-11 | Freescale Semiconductor, Inc. | Nonvolatile split gate memory cell having oxide growth |
US8941177B2 (en) | 2012-06-27 | 2015-01-27 | International Business Machines Corporation | Semiconductor devices having different gate oxide thicknesses |
US9666680B1 (en) | 2015-11-18 | 2017-05-30 | United Microelectronics Corp. | Flash cell and forming process thereof |
KR20200073715A (en) * | 2018-12-14 | 2020-06-24 | 에스케이하이닉스 주식회사 | Semiconductor device and method for fabricating the same |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4170492A (en) | 1978-04-18 | 1979-10-09 | Texas Instruments Incorporated | Method of selective oxidation in manufacture of semiconductor devices |
US4717687A (en) | 1986-06-26 | 1988-01-05 | Motorola Inc. | Method for providing buried layer delineation |
US4743563A (en) | 1987-05-26 | 1988-05-10 | Motorola, Inc. | Process of controlling surface doping |
US4847213A (en) * | 1988-09-12 | 1989-07-11 | Motorola, Inc. | Process for providing isolation between CMOS devices |
EP0366423B1 (en) | 1988-10-25 | 1994-05-25 | Matsushita Electronics Corporation | Manufacturing method of semiconductor non-volatile memory device |
JPH02140971A (en) | 1988-11-22 | 1990-05-30 | Nec Corp | Mos integrated circuit device |
US5057449A (en) | 1990-03-26 | 1991-10-15 | Micron Technology, Inc. | Process for creating two thicknesses of gate oxide within a dynamic random access memory |
US5217912A (en) | 1990-07-03 | 1993-06-08 | Sharp Kabushiki Kaisha | Method for manufacturing a semiconductor device |
US5358894A (en) * | 1992-02-06 | 1994-10-25 | Micron Technology, Inc. | Oxidation enhancement in narrow masked field regions of a semiconductor wafer |
US5330920A (en) | 1993-06-15 | 1994-07-19 | Digital Equipment Corporation | Method of controlling gate oxide thickness in the fabrication of semiconductor devices |
US5372951A (en) | 1993-10-01 | 1994-12-13 | Advanced Micro Devices, Inc. | Method of making a semiconductor having selectively enhanced field oxide areas |
US5308787A (en) | 1993-10-22 | 1994-05-03 | United Microelectronics Corporation | Uniform field oxidation for locos isolation |
US5614421A (en) | 1994-03-11 | 1997-03-25 | United Microelectronics Corp. | Method of fabricating junction termination extension structure for high-voltage diode devices |
KR0136935B1 (en) | 1994-04-21 | 1998-04-24 | 문정환 | Method of manufacturing memory device |
KR0136932B1 (en) * | 1994-07-30 | 1998-04-24 | 문정환 | Semiconductor device and manufacture method therefor |
US5480828A (en) * | 1994-09-30 | 1996-01-02 | Taiwan Semiconductor Manufacturing Corp. Ltd. | Differential gate oxide process by depressing or enhancing oxidation rate for mixed 3/5 V CMOS process |
US5429960A (en) | 1994-11-28 | 1995-07-04 | United Microelectronics Corporation | Method of making flash EEPROM memory |
US5516707A (en) | 1995-06-12 | 1996-05-14 | Vlsi Technology, Inc. | Large-tilted-angle nitrogen implant into dielectric regions overlaying source/drain regions of a transistor |
US5672521A (en) | 1995-11-21 | 1997-09-30 | Advanced Micro Devices, Inc. | Method of forming multiple gate oxide thicknesses on a wafer substrate |
US6093659A (en) * | 1998-03-25 | 2000-07-25 | Texas Instruments Incorporated | Selective area halogen doping to achieve dual gate oxide thickness on a wafer |
JP3194370B2 (en) * | 1998-05-11 | 2001-07-30 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
-
1999
- 1999-01-14 US US09/231,617 patent/US6335262B1/en not_active Expired - Fee Related
-
2001
- 2001-10-03 US US09/968,793 patent/US20030094660A1/en not_active Abandoned
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050133831A1 (en) * | 2003-12-22 | 2005-06-23 | Shui-Ming Cheng | Body contact formation in partially depleted silicon on insulator device |
US7453121B2 (en) * | 2003-12-22 | 2008-11-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Body contact formation in partially depleted silicon on insulator device |
US20060244069A1 (en) * | 2005-04-29 | 2006-11-02 | Karsten Wieczorek | Semiconductor device having a gate dielectric of different blocking characteristics |
DE102005020058B4 (en) * | 2005-04-29 | 2011-07-07 | Globalfoundries Inc. | Production method for a semiconductor device with gate dielectrics with different blocking properties |
US20060091441A1 (en) * | 2006-02-10 | 2006-05-04 | Fleming Marshall J Jr | Method to eliminate arsenic contamination in trench capacitors |
US7294554B2 (en) | 2006-02-10 | 2007-11-13 | International Business Machines Corporation | Method to eliminate arsenic contamination in trench capacitors |
US20080035978A1 (en) * | 2006-02-10 | 2008-02-14 | International Business Machines Corporation | Method to eliminate arsenic contamination in trench capacitors |
US20080050849A1 (en) * | 2006-02-10 | 2008-02-28 | International Business Machines Corporation | Method to eliminate arsenic contamination in trench capacitors |
US7521748B2 (en) | 2006-02-10 | 2009-04-21 | International Business Machines Corporation | Method to eliminate arsenic contamination in trench capacitors |
US20070210448A1 (en) * | 2006-03-10 | 2007-09-13 | International Business Machines Corporation | Electroless cobalt-containing liner for middle-of-the-line (mol) applications |
US10181429B2 (en) | 2016-05-24 | 2019-01-15 | X-Fab Semiconductor Foundries Ag | Method for the formation of transistors PDSO1 and FDSO1 on a same substrate |
CN113540219A (en) * | 2020-04-22 | 2021-10-22 | 格芯(美国)集成电路科技有限公司 | Field Effect Transistor (FET) stack and method of forming the same |
Also Published As
Publication number | Publication date |
---|---|
US6335262B1 (en) | 2002-01-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6335262B1 (en) | Method for fabricating different gate oxide thicknesses within the same chip | |
US5726459A (en) | GE-SI SOI MOS transistor and method of fabricating same | |
JP4665141B2 (en) | Semiconductor device and manufacturing method thereof | |
US7718506B2 (en) | Isolation structure for MOS transistor and method for forming the same | |
JPH10209440A (en) | Method of manufacturing semiconductor device and p-channel mos transistor formed by using this method | |
KR100266525B1 (en) | Manufacturing method of a semiconductor device | |
JPH0231497B2 (en) | ||
KR0129125B1 (en) | Fabrication method of mosfet | |
US4895520A (en) | Method of fabricating a submicron silicon gate MOSFETg21 which has a self-aligned threshold implant | |
JP2929419B2 (en) | Method for manufacturing semiconductor device | |
US6649461B1 (en) | Method of angle implant to improve transistor reverse narrow width effect | |
US6258644B1 (en) | Mixed voltage CMOS process for high reliability and high performance core and I/O transistors with reduced mask steps | |
US6074904A (en) | Method and structure for isolating semiconductor devices after transistor formation | |
US5525535A (en) | Method for making doped well and field regions on semiconductor substrates for field effect transistors using liquid phase deposition of oxides | |
US20040137688A1 (en) | Semiconductor device with tapered gate and process for fabricating the device | |
US4090289A (en) | Method of fabrication for field effect transistors (FETs) having a common channel stopper and FET channel doping with the channel stopper doping self-aligned to the dielectric isolation between FETS | |
US6054374A (en) | Method of scaling dielectric thickness in a semiconductor process with ion implantation | |
JP2003086807A (en) | Method of manufacturing field effect transistor | |
US6362034B1 (en) | Method of forming MOSFET gate electrodes having reduced depletion region growth sensitivity to applied electric field | |
US20080227265A1 (en) | Methods for Fabricating Semiconductor Devices | |
US20030124824A1 (en) | High yield and high speed CMOS process | |
US6638832B2 (en) | Elimination of narrow device width effects in complementary metal oxide semiconductor (CMOS) devices | |
KR100318463B1 (en) | Method for fabricating body contact SOI device | |
JP2663946B2 (en) | Method for manufacturing semiconductor device | |
US6153538A (en) | Method of making MOSFET with ultra-thin gate oxide |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |