US20030062569A1 - Self-aligned dual-oxide umosfet device and a method of fabricating same - Google Patents
Self-aligned dual-oxide umosfet device and a method of fabricating same Download PDFInfo
- Publication number
- US20030062569A1 US20030062569A1 US09/968,142 US96814201A US2003062569A1 US 20030062569 A1 US20030062569 A1 US 20030062569A1 US 96814201 A US96814201 A US 96814201A US 2003062569 A1 US2003062569 A1 US 2003062569A1
- Authority
- US
- United States
- Prior art keywords
- channel
- trench
- region
- insulating layer
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title description 3
- 239000000758 substrate Substances 0.000 claims abstract description 39
- 238000002513 implantation Methods 0.000 claims abstract description 35
- 238000000034 method Methods 0.000 claims abstract description 32
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 24
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 24
- 239000002019 doping agent Substances 0.000 claims abstract description 21
- 238000000151 deposition Methods 0.000 claims abstract description 13
- 239000007943 implant Substances 0.000 claims abstract description 13
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 11
- 210000000746 body region Anatomy 0.000 claims abstract 2
- 230000003647 oxidation Effects 0.000 claims description 9
- 238000007254 oxidation reaction Methods 0.000 claims description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 8
- 229920005591 polysilicon Polymers 0.000 claims description 8
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 claims description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 238000001039 wet etching Methods 0.000 claims description 3
- 229910000147 aluminium phosphate Inorganic materials 0.000 claims description 2
- 238000005530 etching Methods 0.000 claims description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 25
- 229910052796 boron Inorganic materials 0.000 description 25
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 150000004767 nitrides Chemical class 0.000 description 7
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 230000005684 electric field Effects 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 238000009987 spinning Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 230000003313 weakening effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
- H01L21/2652—Through-implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
Definitions
- This invention relates to methods for forming semiconductor devices, and more particularly to a method for forming a self-aligned dual-oxide UMOSFET device which self-aligns a channel body doping region and its associated junction, a region for depositing the gate oxide layer, and a depth of the field layer step for a sidewall of a trench with implantation of a channel dopant at multiple-energy levels.
- U.S. Pat. No. 5,637,898 describes a vertical low-voltage MOSFET construction which has a double oxide thickness along a trench sidewall and a non-uniform doping profile in the drift region.
- the concept of non-uniform doping profile in a drain region of a device is first described in U.S. Pat. Nos. 5,300,448 and 5,246,870, and the concept and practice of dual-oxide UMOSFET was first reported by Y. Baba et al., IEEE ISPSD symposium proceedings, p. 300,1992.
- the present invention contemplates a method for forming self-aligned dual-oxide UMOSFET which includes creating the gate by self-aligning the channel body doping region and its associated body-drift region junction, the region for depositing the gate insulating layer, and the depth of the field layer step for a sidewall of a trench with implantation of a channel dopant at multiple-energy levels.
- the present invention further contemplates a self-aligned dual-oxide UMOSFET which includes a gate in the trench having a region having deposited thereon a gate insulating layer and a depth of a field layer step for a sidewall of the trench, both of which are self-aligned with the alignment and formation of the channel body doping region and the body-drift region junction through implantation of a channel dopant at multiple-energy levels.
- FIGS. 1 to 4 are schematic representation of structures at various stages during the fabrication of a self-aligned trench gate UMOS device in accordance with the method of the present invention.
- FIG. 5 illustrates a schematic representation of a self-aligned dual-oxide UMOSFET employing the self-aligned trench gate UMOS device of FIG. 4.
- the gate oxide layer 50 and the thick oxide layer 30 are insulating layers made of silicon dioxide, also referred to as “oxide.” However, any insulating dielectric with a low dielectric constant could be used.
- the method of the present invention employs selective oxidation of a part of a trench sidewall 22 , 24 of a UMOS device, and also incorporates self-alignment of the channel implant forming P-channel body doping regions 55 a , 55 b and 55 b to the selective oxidation geometry for the gate 35 a or 35 b .
- a multiple-energy large angle tilt implant (LATid) technique is used to implant and damage a part of a dielectric mask (silicon nitride layer 40 and a thick oxide layer 30 ) on a trench sidewall 22 , 24 , as well as implant a P-channel dopant through the damaged mask to form a P-channel body doping region 55 a , 55 b , or 55 c for the channel formation.
- LATid multiple-energy large angle tilt implant
- the resultant structure is a self-aligned trench gate UMOS device 10 ′′′ in which the P-channel body doping regions 55 a , 55 b , 55 c are self-aligned to gate oxide/field oxide field layer steps 52 a , 52 a′ of trench 20 a and gate oxide/field oxide field layer steps 52 b , 52 b′ of trench 20 b .
- the thin gate oxide layer 50 is field-plated by the polysilicon regions 60 a and 60 b in trenches 20 a and 20 b , respectively, to result in a small electric field at the body-drift region junctions Ja, Jb and Jc.
- a thicker field oxide (thick oxide layer 30 ) is used in the remainder of the trench to improve voltage handling specific “on” resistance figure-of-merit.
- a multiple-energy large angle tilt implantation (LATid) process of boron and a selective local oxidation of silicon (LOCOS) are used to form the self-aligned channel body doping region and its associated body-drift region junction, the gate oxide layer 50 , the field layer steps 52 a , 52 a′ of trench 20 a and the field layer steps 52 b , 52 b′ of trench 20 b.
- a substrate 12 such as, without limitation, a semiconductor or silicon substrate is provided.
- the substrate 12 is etched to form trenches 20 a and 20 b , each of which is approximately 4 microns in depth and substrate mesas 14 a , 14 b , and 14 c .
- a thick thermal oxide (insulating) layer 30 is grown and/or deposited on the etched substrate 12 including the sidewalls 22 , 24 and floor 26 of each trench 20 a and 20 b and substrate mesas 14 a , 14 b , and 14 c .
- a subsequent silicon nitride layer 40 is conformally deposited onto the thick oxide layer 30 resulting in a layered trench-etched structure 10 as shown in FIG. 1.
- the silicon nitride layer 40 and the thick oxide layer 30 are masking layers used in a local oxidation of silicon (LOCOS) process.
- LOC local oxidation of silicon
- the thick oxide layer 30 is approximately 1200 angstroms (1200 ⁇ ).
- the top silicon nitride layer 40 of the layered trench-etched structure 10 is implanted with boron (B) using a multiple-energy large angle tilt implant (LATid) technique, the resultant formation hereinafter sometimes referred to as “the self-aligned structure 10′.”
- LATid multiple-energy large angle tilt implant
- the LATid implantation of boron (B) at multiple-energy levels simultaneously or sequentially self-aligns the P-channel body doping region 55 a , 55 b or 55 c and its respective body-drift region junction Ja, Jb, or Jc with the region 45 a , 45 b or 45 c for depositing the gate oxide layer and the depth D of the field layer step 52 a , 52 a′ , 52 b , or 52 b′ for a sidewall 22 or 24 of a trench 20 a or 20 b.
- the LATid implantation of boron damages those regions of the silicon nitride layer 40 which are implanted with boron and thereby self-aligning the regions 45 a , 45 b and 45 c for depositing the gate oxide layer 50 with the P-channel body doping regions 55 a , 55 b , and 55 c , respectively.
- the LATid implantation of boron effectuates weakening of the silicon nitride layer 40 and makes the etch rate of the damaged regions increase in a wet chemical etchant.
- the use of the wet chemical etchant is described in detail below in relation to FIG. 3.
- ARROW 5 of ARROWS 11 B, is essentially tangential to corner 18 a (FIG. 1), defined by the junction of trench sidewall 22 of trench 20 a and mesa 14 a , and intersects with the silicon nitride layer 40 along sidewall 24 of trench 20 a at approximately a depth D in trench 20 a and penetrates therethrough.
- ARROW 5 ′ of ARROWS 11 B′, is essentially tangential to corner 18 c (FIG. 1), defined by the junction of trench sidewall 24 of trench 20 b and mesa 14 c , and intersects with the silicon nitride layer 40 along sidewall 22 of trench 20 b at approximately the depth D in trench 20 b and penetrates therethrough.
- the LATiD implant of boron (B) also occurs along sidewall 22 of trench 20 a , sidewall 24 of trench 20 b and corners 18 a and 18 c of substrate mesas 14 a and 14 c , respectively, and the surfaces of substrate mesas 14 a and 14 c.
- implantation on the sidewalls 22 and 24 of trenches 20 a and 20 b occurs simultaneously by spinning or rotating the wafer continuously with respect to the surface normal to get complete 360E implantation coverage in the third dimension.
- the implantation switches from the right side of mesa 14 b to the left side of mesa 14 b .
- quadrant or octant implant stops can be used to effectuate the implantation in 360E.
- the LATid implantation of boron is performed at multiple energy levels.
- One of the energy levels is optimized to damage the silicon nitride layer 40 .
- an energy level in the range of 10-50 ekV is used to damage silicon nitride layer 40 .
- the other energy levels are for the formation of a channel body doping region of a vertical transistor (MOSFET).
- High energy LATid implantation of boron was done through the silicon nitride layer 40 and the thermal oxide layer 30 , depositing a P-channel dopant (at an energy in the range of 150-200 keV) into the substrate mesas 14 a , 14 b and 14 c for the channel formation.
- the doping by LATid implantation of boron gives a continuous P-channel body doping (p-base) region 55 a , 55 b and 55 c at the top of substrate mesas 14 a , 14 b and 14 c , respectively. Moreover, the doping of such p-base regions 55 a , 55 b and 55 c is highest in the center of their respective substrate mesa 14 a , 14 b andl 4 c .
- the LATid implantation of boron at the multiple-level may commence simultaneously so that the P-channel dopant is implanted simultaneously as the silicon nitride layer 40 is damaged.
- the energy level implantation for the implantation of the P-channel dopant and the energy level implantation for damaging the silicon nitride layer 40 can be performed sequentially.
- the wafer does not have to be removed from the LATid implantation system between the sequential implantations. Thereby, the same tilt angle is maintained and the integrity of the self-alignment is not compromised.
- the high energy LATid implantation of boron used to deposit the P-channel dopant and the LATid implantation of boron used to damage the silicon nitride layer 40 of the mask are performed at the same angle tilt ⁇ for both trenches 20 a and 20 b and substrate mesas 14 a , 14 b , and 14 c , the P-channel body doping regions 55 a , 55 b or 55 c and their respective body-drift region junctions Ja, Jb, Jc, the regions 45 a , 45 b , and 45 c for depositing the gate oxide layer 50 , as best seen in FIG. 3, and the depth D of the field layer steps 52 a , 52 a ′, 52 b , and 52 b′ of trenches 20 a or 20 b are all self-aligned.
- the description herein is directed to the use of boron to implant a P-channel dopant, other species could be substituted, such as, without limitation, argon without loss of structural benefit. More importantly, the channel dopant is not limited to P-type dopants. Instead, N-type dopants may be used.
- FIG. 3 As illustrated in FIG. 3, after the multiple-energy LATid implantation of boron, wet etching is used to remove the damaged region of the silicon nitride layer 40 , and that portion of the oxide layer 30 juxtaposed thereunder from the self-aligned structure 10 ′ to expose the self-aligned regions 45 a , 45 b and 45 c .
- the resulting wet-etched structure 10 ′′ is shown in FIG. 3 which illustrates the resulting structure after removal of the damaged silicon nitride layer 30 and the thick oxide layer 40 (the masking layers), prior to the selective oxidation growth for the formation of the gate oxide layer 55 .
- the resultant wet-etched structure 10 ′′ is the result of two wet etch processes. First, after the multiple-energy LATid implantation of boron (B) (FIG. 2), the self-aligned structure 10 ′ is wet etched in phosphoric acid H 3 PO 4 , with the damaged area of the silicon nitride layer 40 being removed, while the undamaged area is slightly thinned. Second, after the damaged nitride layer 40 is removed, the exposed thick oxide layer 30 is wet-etched in a diluted hydrogen-fluoride (HF) solution and removed. As a result, the self-aligned regions 45 a , 45 b and 45 c for depositing the gate oxide layer 50 are exposed.
- HF hydrogen-fluoride
- the silicon nitride layer 40 and the thick oxide layer 30 on substrate mesas 14 a , 14 b and 14 c and along sidewalls 22 and 24 to depth D of trenches 20 a and 20 b were removed, giving rise to the resulting wet-etched structure 10 ′′.
- the top-dotted area in each of the substrate mesas 14 a , 14 b and 14 c is the P-channel body doping region 55 a , 55 b , and 55 c , respectively, which is a result of the multiple-energy LATid of boron through the damaged mask (nitride/oxide layers 40 and 30 ) into the substrate mesas 14 a , 14 b and 14 c and sidewalls 22 and 24 of trenches 20 a and 20 b .
- the damaged regions of the nitride layer 40 correspond substantially to surface portions of the trench sidewalls 22 and 24 and substrate mesas 14 a , 14 b , and 14 c which are juxtaposed to the P-channel body doping regions 55 a , 55 b , and 55 c , both of which resulted from of the multiple-energy LATid of boron.
- the step in the oxide/nitride mask (nitride/oxide layers 40 and 30 ) with respect to the exposed portions of the sidewalls 22 and 24 juxtaposed to the P-channel body doping regions 55 a , 55 b , and 55 c becomes the basis for the ledges of the field layer steps 52 a , 52 a′ and 52 b , 52 b ′, as described below in FIG. 4, and is automatically self-aligned to the implanted P-channel body doping regions 55 a , 55 b , and 55 c and their respective body-drift region junctions Ja, Jb and Jc and the regions 45 a , 45 b and 45 c.
- thermal growth of a silicon dioxide gate dielectric is formed on the substrate mesas 14 a , 14 b and 14 c and along sidewalls 22 and 24 to depth D of trenches 20 a and 20 b where the silicon nitride layer 40 and the thick oxide layer 30 were removed (regions 45 a , 45 b and 45 c ), during the wet etch process described above in relation to FIG. 3, to create a gate oxide layer 50 .
- the gate oxide layer 50 is created over the surfaces juxtaposed to the P-channel body doping regions 55 a , 55 b , and 55 c , which includes the top of substrate mesas 14 a , 14 b and 14 c and the upper portion to the depth D of sidewalls 22 and 24 of trenches 20 a and 20 b.
- the remaining regions of the silicon nitride layer 40 are removed from the trenches 20 a and 20 b using a wet etched process, which completes the gate layer and field layer oxide processing.
- the resultant oxide includes a thick oxide layer 30 having a thickness T 1 which is the field oxide layer and which lines the bottom of the trench below the depth D.
- the resultant oxide includes the gate oxide layer 50 having a thickness T 2 and which is juxtaposed to the surfaces of the P-channels body doping regions 55 a , 55 b , and 55 c . Thickness T 1 is greater than thickness T 2 .
- gate oxide/field oxide field layer steps 52 a , 52 a′ of trench 20 a and gate oxide/field oxide field layer steps 52 b and 52 b′ of trench 20 b are created to be substantially aligned with the body-drift region junctions Ja, Jb, and Jc.
- a polysilicon gate dielectric is conformally deposited and planarized to create polysilicon regions 60 a and 60 b in trenches 20 a and 20 b , respectively, which completes the formation of the gates 35 a and 35 b and the self-aligned trench gate UMOS device 10 ′′′.
- the growth of the silicon dioxide gate dielectric will retract the 11 B and 11 B′ cusps in doping further towards the surface due to boron (B) consumption effectuated during oxidation.
- the highest P-channel dope is in the center of each of the substrate mesas 14 a , 14 b and 14 c , resulting in avalanche breakdown in the center of each substrate mesa 14 a , 14 b and 14 c , rather than the trench corners of trenches 20 a and 20 b , a desirable effect.
- the highest P-channel dope is in the center of each substrate mesa 14 a , 14 b , and 14 c , the highest vertical electric field will occur in such center.
- a high voltage avalanche breakdown will be initiated in the center of the substrate mesas 14 a , 14 b , and 14 c , rather than at the trench corners, which improves ruggedness.
- the resultant structure of the self-aligned trench gate UMOS device 10 ′′′ can be used in a MOSFET structure where gate oxide growth and polysilicon deposition forms the gate.
- the selective oxidation gives two oxide thicknesses T 1 and T 2 .
- the gate oxide thickness T 2 is optimized for channel performance and the other oxide thickness T 1 is optimized for voltage handling.
- the thickness T 2 depends on the maximum voltage but a good range for selecting the thickness T 1 equals 600-2000 A (thick field oxide) and T 2 equals 100-600 A (thin gate oxide).
- the P-channel doping is self-aligned to the field layer steps, to improve channel transconductance.
- the trench MOSFET is self-aligned to a gate oxide/field oxide field layer step 52 a , 52 a′ of trench 20 a or gate oxide/field oxide field layer step 52 b and 52 b′ of trench 20 b .
- the thin gate oxide layer 50 is field-plated by the polysilicon regions 60 a and 60 b in trenches 20 a and 20 b , respectively, to result in a small electric field at the body-drift region junction Ja, Jb, and Jc.
- the thicker field oxide thin oxide layer 30 ) creates a field layer which lines the bottom of the trench to improve voltage handling specific “on” resistance figure-of-merit.
- the region 45 a , 45 b and 45 c having deposited thereon the gate insulating layer 50 and the depth D of the field layer step 52 a , 52 a′ and 52 b , 52 b′ were self-aligned with the alignment and formation of the channel body doping region 55 a , 55 b , 55 c and the body-drift region junction Ja, Jb and Jc with the implantation of the P-channel dopant at the multiple-energy levels, whether simultaneously or sequentially.
- trenches 20 a and 20 b could be square, circular, hexagonal, stripes, etc., as viewed from the surface of the substrate 12 .
- the self-aligned trench gate UMOS device 10 ′′′ is a self-aligned dual-oxide device which can be used with uniform or non-uniform (in the vertical direction) mesa doping schemes.
- FIG. 5 a schematic representation of a self-aligned dual-oxide UMOSFET 100 employing the self-aligned trench gate UMOS device 10 ′′′ of FIG. 4.
- the UMOSFET 100 further includes a drain 102 which is connected by metallization to the (thinned) substrate 12 .
- the source 104 is a N-type source ( 75 As) which includes a plurality of N+ doped islands 104 a , 104 a ′, 104 b , 104 b ′ and 104 c , 104 c ′ implanted into the surface of the P-channel body doping regions 55 a , 55 b , and 55 c .
- the mask for this has a hole in it at the center of the substrate mesa 14 a , 14 b , 14 c , so the P-channel body doping regions 55 a , 55 b , and 55 c can be shorted to the source 104 .
- Dielectric islands 106 a and 106 b are deposited and patterned with a contact mask to provide separation between the gate polysilicon region 60 a , and 60 b , respectively, and the source diffusion/metallization layer 108 .
- the dielectric islands 106 a and 106 b are typically SiO2, each of which is 2000-5000 ⁇ thick.
- the source diffusion/metallization layer 108 is >1 micron thick and is deposited over the contact dielectric islands 106 a and 106 b and the surface of the silicon mesa, providing source contact to the plurality of N+ doped islands 104 a , 104 a ′, 104 b , 104 b ′ and 104 c , 104 c ′ and contact to the P-channel body doping regions 55 a , 55 b , and 55 c.
- the present invention is not limited to the formation of N-channel transistors or MOSFETs, P-channel transistors or MOSFETs and other devices can be fabricated by proper selection of implant species.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Weting (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
- This invention relates to methods for forming semiconductor devices, and more particularly to a method for forming a self-aligned dual-oxide UMOSFET device which self-aligns a channel body doping region and its associated junction, a region for depositing the gate oxide layer, and a depth of the field layer step for a sidewall of a trench with implantation of a channel dopant at multiple-energy levels.
- U.S. Pat. No. 5,637,898 describes a vertical low-voltage MOSFET construction which has a double oxide thickness along a trench sidewall and a non-uniform doping profile in the drift region. The concept of non-uniform doping profile in a drain region of a device is first described in U.S. Pat. Nos. 5,300,448 and 5,246,870, and the concept and practice of dual-oxide UMOSFET was first reported by Y. Baba et al., IEEE ISPSD symposium proceedings, p. 300,1992.
- The utility of a trench UMOS device structure has been demonstrated by simulation, but attempts to fabricate the structures to achieve the performance advantage have been extremely complex, and not self-aligned.
- The present invention contemplates a method for forming self-aligned dual-oxide UMOSFET which includes creating the gate by self-aligning the channel body doping region and its associated body-drift region junction, the region for depositing the gate insulating layer, and the depth of the field layer step for a sidewall of a trench with implantation of a channel dopant at multiple-energy levels.
- The present invention further contemplates a self-aligned dual-oxide UMOSFET which includes a gate in the trench having a region having deposited thereon a gate insulating layer and a depth of a field layer step for a sidewall of the trench, both of which are self-aligned with the alignment and formation of the channel body doping region and the body-drift region junction through implantation of a channel dopant at multiple-energy levels.
- FIGS.1 to 4 are schematic representation of structures at various stages during the fabrication of a self-aligned trench gate UMOS device in accordance with the method of the present invention.
- FIG. 5 illustrates a schematic representation of a self-aligned dual-oxide UMOSFET employing the self-aligned trench gate UMOS device of FIG. 4.
- Referring now to FIGS. 1, 2,3 and 4, the method of the present invention will be described in detail in relation to the schematic representation of structures at various stages during the fabrication of the trench sidewall of a
UMOS type device 10′″. Thegate oxide layer 50 and thethick oxide layer 30 are insulating layers made of silicon dioxide, also referred to as “oxide.” However, any insulating dielectric with a low dielectric constant could be used. - In general, the method of the present invention employs selective oxidation of a part of a
trench sidewall body doping regions gate silicon nitride layer 40 and a thick oxide layer 30) on atrench sidewall body doping region gate UMOS device 10′″ in which the P-channelbody doping regions trench 20 a and gate oxide/field oxide field layer steps 52 b, 52 b′ oftrench 20 b. The thingate oxide layer 50 is field-plated by the polysilicon regions 60 a and 60 b intrenches gate oxide layer 50, the field layer steps 52 a, 52 a′ oftrench 20 a and the field layer steps 52 b, 52 b′ oftrench 20 b. - As shown in FIG. 1, a
substrate 12, such as, without limitation, a semiconductor or silicon substrate is provided. Thesubstrate 12 is etched to formtrenches substrate mesas layer 30 is grown and/or deposited on theetched substrate 12 including thesidewalls floor 26 of eachtrench substrate mesas silicon nitride layer 40 is conformally deposited onto thethick oxide layer 30 resulting in a layered trench-etchedstructure 10 as shown in FIG. 1. Thesilicon nitride layer 40 and thethick oxide layer 30 are masking layers used in a local oxidation of silicon (LOCOS) process. - In the exemplary embodiment, the
thick oxide layer 30 is approximately 1200 angstroms (1200 Å). - Referring also to FIG. 2, the top
silicon nitride layer 40 of the layered trench-etched structure 10 is implanted with boron (B) using a multiple-energy large angle tilt implant (LATid) technique, the resultant formation hereinafter sometimes referred to as “the self-alignedstructure 10′.” The implantation of boron (B), represented by parallel ARROWS 11B and parallel ARROWS 11B′, is implanted at an angle tiltα, represented by ARROW 1 or ARROW 2, with respect to the normal, represented by ARROW N, of the surface ofsubstrate 12. - As will be seen from the description below, the LATid implantation of boron (B) at multiple-energy levels, simultaneously or sequentially self-aligns the P-channel
body doping region sidewall trench - The LATid implantation of boron (B) damages those regions of the
silicon nitride layer 40 which are implanted with boron and thereby self-aligning the regions 45 a, 45 b and 45 c for depositing thegate oxide layer 50 with the P-channelbody doping regions silicon nitride layer 40 and makes the etch rate of the damaged regions increase in a wet chemical etchant. The use of the wet chemical etchant is described in detail below in relation to FIG. 3. The LATid implantation of boron occurs over the top surfaces ofsubstrate mesas trenches sidewalls trench sidewall 22 oftrench 20 a andmesa 14 a, and intersects with thesilicon nitride layer 40 alongsidewall 24 oftrench 20 a at approximately a depth D intrench 20 a and penetrates therethrough. Likewise, ARROW 5′, of ARROWS 11B′, is essentially tangential tocorner 18 c (FIG. 1), defined by the junction oftrench sidewall 24 oftrench 20 b andmesa 14 c, and intersects with thesilicon nitride layer 40 alongsidewall 22 oftrench 20 b at approximately the depth D intrench 20 b and penetrates therethrough. - The LATiD implant of boron (B), represented as parallel ARROWS11B and parallel ARROWS 11B′, is implanted through
sidewall 24 oftrench 20 a,sidewall 22 oftrench 20 b and corners 18 b and 18 b′ of substrate mesa 14 b and the top of substrate mesa 14 b. However, the LATiD implant of boron (B) also occurs alongsidewall 22 oftrench 20 a,sidewall 24 oftrench 20 b andcorners 18 a and 18 c ofsubstrate mesas substrate mesas - In the preferred embodiment, implantation on the
sidewalls trenches - The LATid implantation of boron is performed at multiple energy levels. One of the energy levels is optimized to damage the
silicon nitride layer 40. In the exemplary embodiment, for boron implantation, an energy level in the range of 10-50 ekV is used to damagesilicon nitride layer 40. The other energy levels are for the formation of a channel body doping region of a vertical transistor (MOSFET). High energy LATid implantation of boron was done through thesilicon nitride layer 40 and thethermal oxide layer 30, depositing a P-channel dopant (at an energy in the range of 150-200 keV) into thesubstrate mesas region substrate mesas base regions respective substrate mesa 14 a, 14 b andl4 c. The LATid implantation of boron at the multiple-level may commence simultaneously so that the P-channel dopant is implanted simultaneously as thesilicon nitride layer 40 is damaged. On the other hand, the energy level implantation for the implantation of the P-channel dopant and the energy level implantation for damaging thesilicon nitride layer 40 can be performed sequentially. However, with the latter, the wafer does not have to be removed from the LATid implantation system between the sequential implantations. Thereby, the same tilt angle is maintained and the integrity of the self-alignment is not compromised. - Since the high energy LATid implantation of boron used to deposit the P-channel dopant and the LATid implantation of boron used to damage the
silicon nitride layer 40 of the mask are performed at the same angle tiltα for both trenches 20 a and 20 b andsubstrate mesas body doping regions gate oxide layer 50, as best seen in FIG. 3, and the depth D of the field layer steps 52 a, 52 a′, 52 b, and 52 b′ oftrenches - Although, the description herein is directed to the use of boron to implant a P-channel dopant, other species could be substituted, such as, without limitation, argon without loss of structural benefit. More importantly, the channel dopant is not limited to P-type dopants. Instead, N-type dopants may be used.
- As illustrated in FIG. 3, after the multiple-energy LATid implantation of boron, wet etching is used to remove the damaged region of the
silicon nitride layer 40, and that portion of theoxide layer 30 juxtaposed thereunder from the self-alignedstructure 10′ to expose the self-aligned regions 45 a, 45 b and 45 c. In other words, those regions where thenitride layer 30 was not damaged during the LATid implantation of boron, little or no etching takes place. The resulting wet-etchedstructure 10″ is shown in FIG. 3 which illustrates the resulting structure after removal of the damagedsilicon nitride layer 30 and the thick oxide layer 40 (the masking layers), prior to the selective oxidation growth for the formation of the gate oxide layer 55. - The resultant wet-etched
structure 10″ is the result of two wet etch processes. First, after the multiple-energy LATid implantation of boron (B) (FIG. 2), the self-alignedstructure 10′ is wet etched in phosphoric acid H3PO4, with the damaged area of thesilicon nitride layer 40 being removed, while the undamaged area is slightly thinned. Second, after the damagednitride layer 40 is removed, the exposedthick oxide layer 30 is wet-etched in a diluted hydrogen-fluoride (HF) solution and removed. As a result, the self-aligned regions 45 a, 45 b and 45 c for depositing thegate oxide layer 50 are exposed. As shown, thesilicon nitride layer 40 and thethick oxide layer 30 onsubstrate mesas sidewalls trenches structure 10″. - The nitride/oxide layered pattern, along the
sidewalls trench gate oxide layer 50, as shown in FIG. 4. As can be readily seen, the top-dotted area in each of the substrate mesas 14 a, 14 b and 14 c is the P-channelbody doping region oxide layers 40 and 30) into the substrate mesas 14 a, 14 b and 14 c and sidewalls 22 and 24 oftrenches nitride layer 40 correspond substantially to surface portions of the trench sidewalls 22 and 24 andsubstrate mesas body doping regions oxide layers 40 and 30) with respect to the exposed portions of thesidewalls body doping regions body doping regions - As shown in FIG. 4, thermal growth of a silicon dioxide gate dielectric is formed on the substrate mesas14 a, 14 b and 14 c and along
sidewalls trenches silicon nitride layer 40 and thethick oxide layer 30 were removed (regions 45 a, 45 b and 45 c), during the wet etch process described above in relation to FIG. 3, to create agate oxide layer 50. In other words, thegate oxide layer 50 is created over the surfaces juxtaposed to the P-channelbody doping regions substrate mesas sidewalls trenches - Thereafter, the remaining regions of the
silicon nitride layer 40 are removed from thetrenches thick oxide layer 30 having a thickness T1 which is the field oxide layer and which lines the bottom of the trench below the depth D. Furthermore, the resultant oxide includes thegate oxide layer 50 having a thickness T2 and which is juxtaposed to the surfaces of the P-channelsbody doping regions trench 20 a and gate oxide/field oxide field layer steps 52 b and 52 b′ oftrench 20 b are created to be substantially aligned with the body-drift region junctions Ja, Jb, and Jc. - Then, a polysilicon gate dielectric is conformally deposited and planarized to create polysilicon regions60 a and 60 b in
trenches gates gate UMOS device 10′″. - In general, the growth of the silicon dioxide gate dielectric will retract the11B and 11B′ cusps in doping further towards the surface due to boron (B) consumption effectuated during oxidation. The highest P-channel dope is in the center of each of the substrate mesas 14 a, 14 b and 14 c, resulting in avalanche breakdown in the center of each
substrate mesa trenches substrate mesa - Furthermore, the resultant structure of the self-aligned trench
gate UMOS device 10′″ can be used in a MOSFET structure where gate oxide growth and polysilicon deposition forms the gate. Along thesidewalls trenches trench 20 a or gate oxide/field oxide field layer step 52 b and 52 b′ oftrench 20 b. The thingate oxide layer 50 is field-plated by the polysilicon regions 60 a and 60 b intrenches - In summary, the region45 a, 45 b and 45 c having deposited thereon the
gate insulating layer 50 and the depth D of the field layer step 52 a, 52 a′ and 52 b, 52 b′ were self-aligned with the alignment and formation of the channelbody doping region - It should be noted that rectangular shaped trench geometry is predicted, but the method of the present invention is not limited to a specific trench geometry. In the third dimension, the
trenches substrate 12. - Additionally, the self-aligned trench
gate UMOS device 10′″ is a self-aligned dual-oxide device which can be used with uniform or non-uniform (in the vertical direction) mesa doping schemes. - Referring now to FIG. 5, a schematic representation of a self-aligned dual-
oxide UMOSFET 100 employing the self-aligned trenchgate UMOS device 10′″ of FIG. 4. TheUMOSFET 100 further includes adrain 102 which is connected by metallization to the (thinned)substrate 12. Thesource 104 is a N-type source (75As) which includes a plurality of N+ doped islands 104 a, 104 a′, 104 b, 104 b′ and 104 c, 104 c′ implanted into the surface of the P-channelbody doping regions substrate mesa body doping regions source 104.Dielectric islands metallization layer 108. Thedielectric islands metallization layer 108 is >1 micron thick and is deposited over the contactdielectric islands body doping regions - The present invention is not limited to the formation of N-channel transistors or MOSFETs, P-channel transistors or MOSFETs and other devices can be fabricated by proper selection of implant species.
- Numerous modifications to and alternative embodiments of the present invention will be apparent to those skilled in the art in view of the foregoing description. Accordingly, this description is to be construed as illustrative only and is for the purpose of teaching those skilled in the art the best mode of carrying out the invention. Details of the structure may be varied substantially without departing from the spirit of the invention and the exclusive use of all modifications which come within the scope of the appended claims is reserved.
Claims (20)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/968,142 US6551881B1 (en) | 2001-10-01 | 2001-10-01 | Self-aligned dual-oxide umosfet device and a method of fabricating same |
KR10-2004-7004764A KR20040037223A (en) | 2001-10-01 | 2002-09-11 | Umosfet device and method of making the same |
PCT/IB2002/003716 WO2003030267A2 (en) | 2001-10-01 | 2002-09-11 | Umosfet device and method of making the same |
EP02760504A EP1438751A2 (en) | 2001-10-01 | 2002-09-11 | Umosfet device and method of making the same |
CNB028193415A CN100338779C (en) | 2001-10-01 | 2002-09-11 | UMOSFET device and method of making the same |
JP2003533353A JP2005505138A (en) | 2001-10-01 | 2002-09-11 | Self-aligned double oxide UMOSFET device and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/968,142 US6551881B1 (en) | 2001-10-01 | 2001-10-01 | Self-aligned dual-oxide umosfet device and a method of fabricating same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030062569A1 true US20030062569A1 (en) | 2003-04-03 |
US6551881B1 US6551881B1 (en) | 2003-04-22 |
Family
ID=25513803
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/968,142 Expired - Lifetime US6551881B1 (en) | 2001-10-01 | 2001-10-01 | Self-aligned dual-oxide umosfet device and a method of fabricating same |
Country Status (6)
Country | Link |
---|---|
US (1) | US6551881B1 (en) |
EP (1) | EP1438751A2 (en) |
JP (1) | JP2005505138A (en) |
KR (1) | KR20040037223A (en) |
CN (1) | CN100338779C (en) |
WO (1) | WO2003030267A2 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080038890A1 (en) * | 2006-08-10 | 2008-02-14 | General Electric Company | Method for improved trench protection in vertical umosfet devices |
US20080085591A1 (en) * | 2006-10-06 | 2008-04-10 | Gomez Mercedes P | Novel Gate Structure with Low Resistance for High Power Semiconductor Devices |
US20090272982A1 (en) * | 2008-03-03 | 2009-11-05 | Fuji Electric Device Technology Co., Ltd. | Trench gate type semiconductor device and method of producing the same |
US20140246718A1 (en) * | 2011-04-12 | 2014-09-04 | Denso Corporation | Semiconductor device and manufacturing method of the same |
CN113594043A (en) * | 2021-09-28 | 2021-11-02 | 杭州芯迈半导体技术有限公司 | Trench type MOSFET device and manufacturing method thereof |
US11244830B2 (en) * | 2020-03-17 | 2022-02-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20220208995A1 (en) * | 2020-12-30 | 2022-06-30 | Stmicroelectronics S.R.L. | Split-gate trench mos transistor with self-alignment of gate and body regions |
US11742207B2 (en) | 2020-03-17 | 2023-08-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6743273B2 (en) * | 2000-09-05 | 2004-06-01 | Donaldson Company, Inc. | Polymer, polymer microfiber, polymer nanofiber and applications including filter structures |
DE10219123B4 (en) * | 2002-04-29 | 2004-06-03 | Infineon Technologies Ag | Process for structuring ceramic layers on semiconductor substances with uneven topography |
DE10324754B4 (en) * | 2003-05-30 | 2018-11-08 | Infineon Technologies Ag | Semiconductor device |
CN100395876C (en) * | 2003-09-16 | 2008-06-18 | 茂德科技股份有限公司 | Manufacturing method of power metal oxide semiconductor field-effect transistor |
EP1706899A4 (en) * | 2003-12-19 | 2008-11-26 | Third Dimension 3D Sc Inc | Planarization method of manufacturing a superjunction device |
US7105410B2 (en) * | 2004-04-09 | 2006-09-12 | Analog And Power Electronics Corp. | Contact process and structure for a semiconductor device |
JP4867171B2 (en) * | 2005-01-21 | 2012-02-01 | 富士電機株式会社 | Manufacturing method of semiconductor device |
US7601596B2 (en) * | 2006-11-16 | 2009-10-13 | Infineon Technologies Austria Ag | Semiconductor device with trench transistors and method for manufacturing such a device |
KR101025736B1 (en) * | 2008-09-02 | 2011-04-04 | 주식회사 하이닉스반도체 | Method for forming transistor in semiconductor device |
JP2010147219A (en) * | 2008-12-18 | 2010-07-01 | Renesas Electronics Corp | Semiconductor device and method of manufacturing the same |
CN101697356B (en) * | 2009-10-29 | 2011-01-26 | 哈尔滨工程大学 | UMOS transistor capable of modulating on resistance |
US8008146B2 (en) * | 2009-12-04 | 2011-08-30 | International Business Machines Corporation | Different thickness oxide silicon nanowire field effect transistors |
US8519479B2 (en) | 2010-05-12 | 2013-08-27 | International Business Machines Corporation | Generation of multiple diameter nanowire field effect transistors |
US8445337B2 (en) | 2010-05-12 | 2013-05-21 | International Business Machines Corporation | Generation of multiple diameter nanowire field effect transistors |
US8420455B2 (en) | 2010-05-12 | 2013-04-16 | International Business Machines Corporation | Generation of multiple diameter nanowire field effect transistors |
JP5246302B2 (en) * | 2010-09-08 | 2013-07-24 | 株式会社デンソー | Semiconductor device |
CN102005478A (en) * | 2010-09-16 | 2011-04-06 | 哈尔滨工程大学 | Gate-enhanced power MOSFET device integrating Hottky rectifier |
JP6825520B2 (en) * | 2017-09-14 | 2021-02-03 | 三菱電機株式会社 | Semiconductor devices, semiconductor device manufacturing methods, power conversion devices |
JP6776205B2 (en) * | 2017-09-20 | 2020-10-28 | 株式会社東芝 | Manufacturing method of semiconductor devices |
EP3675179A1 (en) | 2018-12-28 | 2020-07-01 | Infineon Technologies AG | Method of manufacturing a trench oxide in a trench for a gate structure in a semiconductor substrate |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
MY107475A (en) * | 1990-05-31 | 1995-12-30 | Canon Kk | Semiconductor device and method for producing the same. |
US5246870A (en) | 1991-02-01 | 1993-09-21 | North American Philips Corporation | Method for making an improved high voltage thin film transistor having a linear doping profile |
DE69209678T2 (en) | 1991-02-01 | 1996-10-10 | Philips Electronics Nv | Semiconductor device for high voltage use and manufacturing method |
JPH07254640A (en) * | 1993-12-30 | 1995-10-03 | Texas Instr Inc <Ti> | Trench separation structure formation method in stack trench capacitor formation stage |
JP3307785B2 (en) * | 1994-12-13 | 2002-07-24 | 三菱電機株式会社 | Insulated gate semiconductor device |
US5637898A (en) | 1995-12-22 | 1997-06-10 | North Carolina State University | Vertical field effect transistors having improved breakdown voltage capability and low on-state resistance |
US6163052A (en) * | 1997-04-04 | 2000-12-19 | Advanced Micro Devices, Inc. | Trench-gated vertical combination JFET and MOSFET devices |
US5889293A (en) * | 1997-04-04 | 1999-03-30 | International Business Machines Corporation | Electrical contact to buried SOI structures |
JP4330670B2 (en) * | 1997-06-06 | 2009-09-16 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US6222769B1 (en) * | 1997-06-06 | 2001-04-24 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor storage device having buried electrode within shallow trench |
TW379453B (en) * | 1998-05-26 | 2000-01-11 | United Microelectronics Corp | Method of manufacturing buried gate |
-
2001
- 2001-10-01 US US09/968,142 patent/US6551881B1/en not_active Expired - Lifetime
-
2002
- 2002-09-11 KR KR10-2004-7004764A patent/KR20040037223A/en active IP Right Grant
- 2002-09-11 JP JP2003533353A patent/JP2005505138A/en not_active Withdrawn
- 2002-09-11 WO PCT/IB2002/003716 patent/WO2003030267A2/en active Application Filing
- 2002-09-11 EP EP02760504A patent/EP1438751A2/en not_active Withdrawn
- 2002-09-11 CN CNB028193415A patent/CN100338779C/en not_active Expired - Fee Related
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080038890A1 (en) * | 2006-08-10 | 2008-02-14 | General Electric Company | Method for improved trench protection in vertical umosfet devices |
US20080085591A1 (en) * | 2006-10-06 | 2008-04-10 | Gomez Mercedes P | Novel Gate Structure with Low Resistance for High Power Semiconductor Devices |
US7589377B2 (en) * | 2006-10-06 | 2009-09-15 | The Boeing Company | Gate structure with low resistance for high power semiconductor devices |
US20090272982A1 (en) * | 2008-03-03 | 2009-11-05 | Fuji Electric Device Technology Co., Ltd. | Trench gate type semiconductor device and method of producing the same |
US9559188B2 (en) | 2008-03-03 | 2017-01-31 | Fuji Electric Co., Ltd. | Trench gate type semiconductor device and method of producing the same |
US9209276B2 (en) | 2008-03-03 | 2015-12-08 | Fuji Electric Co., Ltd. | Trench gate type semiconductor device and method of producing the same |
US9171906B2 (en) * | 2011-04-12 | 2015-10-27 | Denso Corporation | Semiconductor device having a trench gate structure and manufacturing method of the same |
US9136335B2 (en) | 2011-04-12 | 2015-09-15 | Denso Corporation | Semiconductor device having a trench gate structure and manufacturing method of the same |
US20140246718A1 (en) * | 2011-04-12 | 2014-09-04 | Denso Corporation | Semiconductor device and manufacturing method of the same |
US11244830B2 (en) * | 2020-03-17 | 2022-02-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US11742207B2 (en) | 2020-03-17 | 2023-08-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20230352305A1 (en) * | 2020-03-17 | 2023-11-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20220208995A1 (en) * | 2020-12-30 | 2022-06-30 | Stmicroelectronics S.R.L. | Split-gate trench mos transistor with self-alignment of gate and body regions |
CN113594043A (en) * | 2021-09-28 | 2021-11-02 | 杭州芯迈半导体技术有限公司 | Trench type MOSFET device and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
EP1438751A2 (en) | 2004-07-21 |
JP2005505138A (en) | 2005-02-17 |
KR20040037223A (en) | 2004-05-04 |
CN1561547A (en) | 2005-01-05 |
CN100338779C (en) | 2007-09-19 |
US6551881B1 (en) | 2003-04-22 |
WO2003030267A3 (en) | 2003-10-02 |
WO2003030267A2 (en) | 2003-04-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6551881B1 (en) | Self-aligned dual-oxide umosfet device and a method of fabricating same | |
US11088253B2 (en) | Gate structure of semiconductor device and manufacturing method therefor | |
US4992390A (en) | Trench gate structure with thick bottom oxide | |
JP3416617B2 (en) | Manufacturing process of MOS gate device with reduced number of masks | |
EP0583023B1 (en) | Trenched DMOS transistor fabrication using six masks | |
US6365942B1 (en) | MOS-gated power device with doped polysilicon body and process for forming same | |
US6534367B2 (en) | Trench-gate semiconductor devices and their manufacture | |
US6537885B1 (en) | Transistor and method of manufacturing a transistor having a shallow junction formation using a two step EPI layer | |
US4417385A (en) | Processes for manufacturing insulated-gate semiconductor devices with integral shorts | |
US6043126A (en) | Process for manufacture of MOS gated device with self aligned cells | |
US6277695B1 (en) | Method of forming vertical planar DMOSFET with self-aligned contact | |
JPH06350090A (en) | Manufacture of semiconductor device | |
JP2000332246A (en) | Process of forming mos gate device having self-aligned trench | |
JP2005505918A (en) | Method for manufacturing a semiconductor power device having a voltage sustaining layer having a trapezoidal trench for forming a floating island | |
US6887760B2 (en) | Fabrication process of a trench gate power MOS transistor with scaled channel | |
EP0996969B1 (en) | Manufacture of trench-gate semiconductor devices | |
JP3369388B2 (en) | Semiconductor device | |
CN218385230U (en) | Power semiconductor device and chip | |
EP0996970B1 (en) | Manufacture of field-effect semiconductor devices | |
KR100606288B1 (en) | Self-aligned Process for Fabricating High Density VDMOS Transistor | |
US20230268421A1 (en) | Method for auto-aligned manufacturing of a trench-gate mos transistor, and shielded-gate mos transistor | |
JPH04215441A (en) | Semiconductor device and its production | |
US6852634B2 (en) | Low cost method of providing a semiconductor device having a high channel density | |
KR100323720B1 (en) | Elevated semiconductor layer and method for forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V., NETHERLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LETAVIC, THEODORE;REEL/FRAME:012230/0341 Effective date: 20010829 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KONINKLIJKE PHILIPS ELECTRONICS N.V.;REEL/FRAME:018635/0787 Effective date: 20061117 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: NEXPERIA B.V., NETHERLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NXP B.V.;REEL/FRAME:039610/0734 Effective date: 20160801 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048328/0964 Effective date: 20190211 |