US20030058144A1 - Input delay correcting system and method for a/d converter and storage medium - Google Patents
Input delay correcting system and method for a/d converter and storage medium Download PDFInfo
- Publication number
- US20030058144A1 US20030058144A1 US09/961,310 US96131001A US2003058144A1 US 20030058144 A1 US20030058144 A1 US 20030058144A1 US 96131001 A US96131001 A US 96131001A US 2003058144 A1 US2003058144 A1 US 2003058144A1
- Authority
- US
- United States
- Prior art keywords
- output
- outputs
- delay
- signal
- converter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0626—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by filtering
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
- H03M1/0836—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of phase error, e.g. jitter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
- H03M1/121—Interleaved, i.e. using multiple converters or converter parts for one channel
- H03M1/1215—Interleaved, i.e. using multiple converters or converter parts for one channel using time-division multiplexing
Definitions
- the present invention relates to an input delay correction for an interleave type A/D (Analog to Digital) converter.
- A/D Analog to Digital
- FIG. 10 An example of an interleave type A/D converter is shown in FIG. 10.
- An analog signal outputted from a DUT 102 is inputted to A/D converters 112 and 114 .
- a sampling clock A is provided to the A/D converter 112
- a sampling clock B is provided to the A/D converter 114 .
- the sampling clock B is delayed a half cycle from the sampling clock A.
- the cycle of the sampling clock A and that of the sampling clock B are both assumed equal to 100 [ns].
- the A/D converter 112 outputs digital signals D 0 , D 2 , D 4 , . . .
- the A/D converter 114 outputs digital signals D 1 , D 3 , D 5 , . . . .
- the digital signals outputted from the A/D converters 112 and 114 are outputted as D 0 , D 1 , D 2 , D 3 , D 4 , . . . through a multiplexer 120
- FIG. 11 is a time chart of an entire sampling clock and the sampling clocks A and B.
- a clock signal corresponding to D 0 is outputted, then in 100 [ns] after that there is outputted a clock signal corresponding to D 2 , and further in 100 [ns] after that there is outputted a clock signal corresponding to D 4 .
- a clock signal corresponding to D 1 is outputted a half cycle, i.e., 50 [ns], later than a clock signal corresponding to D 0 and in 100 [ns] after that there is outputted a clock signal corresponding to D 3 .
- the entire sampling clock is a combination of both sampling clocks A and B. i.e., D 0 , D 1 , D 2 , D 3 , D 4 , . . . .
- the cycle of the entire sampling clock is 50 [ns].
- sampling can be done with a half cycle of the ordinary sampling cycle. For example, sampling with a cycle of 100 [ns] can be made into sampling with a cycle of 50 [ns]. More than two A/D converters may be used. If three A/D converters are used, sampling can be done with a one-third cycle, and if four A/D converters are used, sampling can be done with a one-fourth cycle. For example, if four A/D converters are used, sampling with a cycle of 100 [ns] can be made into sampling with a cycle of 25 [ns].
- an input delay correcting system for an A/D converter operating at the time of receiving an analog signal and outputting a digital signal
- the system includes: a plurality of A/D converter unit for converting the analog signal into digital signals in synchronism with a sampling clock signal; a clock signal supply unit which supplies the sampling clock signal in different phases to the A/D converter unit; a delay unit which delays an output of each the A/D converter unit by a time corresponding to a cycle of the sampling clock signal; a multiplier unit which multiplies outputs of the delay unit by predetermined coefficients and which outputs the thus-multiplied signals; a totalizer unit which outputs the total of outputs provided from the multiplier unit; and an alternate output unit which outputs an output of the delay unit and an output of the totalizer unit in an alternate manner, the output of the delay unit being spaced a predetermined time from a time point at which the output of the totalizer unit takes a maximum value.
- the delay unit, the multiplier unit and the totalizer unit constitute so called FIR (Finite Impulse Response) filter. Since the timing at which the output of the FIR filter takes a maximum value is constant, even with an input delay found in any of plural A/D converter means, the input delay can be corrected if a signal provided when the output of the FIR filter takes a maximum value is used as digital signal.
- FIR Finite Impulse Response
- an input delay correcting method for an input delay correcting system for an A/D converter having a plurality of A/D converter unit for converting analog signal into digital signals in synchronism with a sampling clock signal; and a clock signal supply unit which supplies the sampling clock signal in different phases to the A/D converter unit the method includes: a delay step which delays an output of each the A/D converter unit by a time corresponding to a cycle of the sampling clock signal; a multiplier step which multiplies outputs of the delay step by predetermined coefficients and which outputs the thus-multiplied signals; a totalizer step which outputs the total of outputs provided from the multiplier step; and an alternate output step which outputs an output of the delay step and an output of the totalizer step in an alternate manner, the output of the delay step being spaced a predetermined time from a time point at which the output of the totalizer step takes a maximum value.
- a computer-readable medium has a program of instructions for execution by the computer to perform an input delay correcting process for an input delay correcting system for an A/D converter having a plurality of A/D converter unit for converting analog signal into digital signals in synchronism with a sampling clock signal; and a clock signal supply unit which supplies the sampling clock signal in different phases to the A/D converter unit.
- the input delay correcting process includes: a delay processing which delays an output of each the A/D converter unit by a time corresponding to a cycle of the sampling clock signal; a multiplier processing which multiplies outputs of the delay processing by predetermined coefficients and which outputs the thus-multiplied signals; a totalizer processing which outputs the total of outputs provided from the multiplier processing; and an alternate output processing which outputs an output of the delay processing and an output of the totalizer processing in an alternate manner, the output of the delay processing being spaced a predetermined time from a time point at which the output of the totalizer processing takes a maximum value.
- FIG. 1 is a block diagram showing the configuration of an input delay correcting system 1 for an A/D converter according to an embodiment of the present invention
- FIG. 2 is a block diagram showing an internal configuration of an FIR filter 30 ;
- FIG. 3 is a diagram showing an output mode of a multiplexer 40 ;
- FIG. 4 is a time chart showing a digital signal (FIG. 4( a )) fed to an input terminal 30 a , a digital signal (FIG. 4( b )) fed to an input terminal 30 b , input and output signals (FIG. 4( c )) in delay units 32 a - 32 c , output signals (FIG. 4( d )) from delay units 34 a - 34 c , and input signals (FIG. 4( e )) to multipliers 36 a - 36 g, in the case where sampling clock signals fed to A/D converters 22 and 24 are exactly 180° out of phase;
- FIG. 5 is a block diagram showing an ordinary type of FIR filter which is equivalent to the FIR filter 30 ;
- FIG. 6 is a graph showing an impulse response of the FIR filter 30 ;
- FIG. 7 is a graph showing a case where a maximum value is remarkably larger than other values in the impulse response of the FIR filter
- FIG. 8 is a timing chart showing a digital signal (FIG. 8( a )) fed to the input terminal 30 a , a digital signal (FIG. 8( b )) fed to the input terminal 30 b , input and output signals (FIG. 8( c )) in the delay units 32 a - 32 c , output signals (FIG. 8( d )) from the delay units 34 a - 34 c , and input signals (FIG. 8( e )) to the multipliers 36 a - 36 g , in the case where a phase difference between sampling clock signals fed to the A/D converters 22 and 24 is not exactly 180°,
- FIG. 9 is a graph showing an impulse response of the FIR filter 30 ;
- FIG. 10 is a block diagram showing an example of an interleave type A/D converter according to the prior art
- FIG. 11 is a time chart of an entire sampling clock, as well as sampling clocks A and B, in the prior art.
- FIG. 12 is a time chart showing an input delay and (FIG. 12( a )) and an entire sampling clock (FIG. 12( b )) in the prior art.
- FIG. 1 is a block diagram showing the construction of an input delay correcting system 1 for an A/D converter according to an embodiment of the present invention.
- the input delay correcting system 1 comprises a clock signal source 12 , a frequency divider 14 , A/D converters 22 and 24 , an FIR (Finite Impulse Response) filter 30 , and a multiplexer 40 .
- FIR Finite Impulse Response
- the clock signal source 12 produces a clock signal having a certain cycle.
- the frequency divider 14 divides the frequency of the clock signal produced by the clock signal source 12 and supplies an even-number pulse to the A/D converter 22 and an odd-number pulse to the A/D converter 24 .
- the pulses fed to the A/D converters 22 and 24 are designated sampling clock signals and the cycle thereof is set at 100 [ns].
- the phase of the sampling clock signal fed to the A/D converter 22 and that of the sampling clock signal fed to the A/D converter 24 are 180° out of phase with each other.
- the A/D converters 22 and 24 convert inputted analog signals into digital signals in synchronism with sampling clock signals.
- the analog signals inputted to the A/D converters 22 and 24 are the same signal.
- the phases of the sampling clock signals are 180° out of phase with each other.
- the A/D converters 22 and 24 constitute so-called interleave type A/D converters.
- the FIR filter 30 has input terminals 30 a , 30 b and output terminals 30 c , 30 d .
- An output of the A/D converter 22 is inputted to the input terminal 30 a .
- An output of the A/D converter 24 is inputted to the input terminal 30 b.
- the signal inputted to the input terminal 30 a is delayed and outputted from the output terminal 30 c. Further, a signal obtained by applying a predetermined processing to the signals inputted to the input terminals 30 a and 30 b is outputted from the output terminal 30 d.
- FIG. 2 An internal configuration of the FIR filter 30 is shown in FIG. 2.
- the FIR filter 30 is further provided with delay units suffers) 32 a - 32 d , 34 a - 34 d , multipliers 36 a - 36 g , and a totalizer 38 .
- the delay units 32 a - 32 d each delay a signal inputted to the input terminal 30 a by a time corresponding to a cycle (here 100 [ns]) of the sampling clock signal and output the thus-delayed signal.
- the delay unit 32 a delays the signal inputted to the input terminal 30 a by a time corresponding to the cycle of the sampling clock signal and outputs the thus-delayed signal.
- the delay unit 32 b delays the output signal of the delay unit 32 a by the cycle of the sampling clock signal and outputs the thus-delayed signal.
- the delay unit 32 c delays the output signal of the delay unit 32 b by the cycle of the sampling clock signal and outputs the thus-delayed signal.
- the delay unit 32 d delays the output signal of the delay unit 32 c by the cycle of the sampling clock signal and outputs the thus-delayed signal. It is here assumed that the signal inputted to the delay unit 32 a is D ⁇ 3 , the signal outputted from the delay unit 32 a is D ⁇ 1 , the signal outputted from the delay unit 32 b is D 1 , and the signal outputted from the delay unit 32 c is D 3 .
- the delay units 34 a - 34 d each delay a signal inputted to the input terminal 30 b by a time corresponding to a cycle (here 100 [ns]) of the sampling clock signal and outputs the thus-delayed signal.
- the delay unit 34 a delays the signal inputted to the input terminal 30 b by the cycle of the sampling clock signal and outputs the thus-delayed signal.
- the delay unit 34 b delays the output signal of the delay unit 34 a by the cycle of the sampling clock signal and outputs the thus-delayed signal.
- the delay unit 34 c delays the output signal of the delay unit 34 b by the cycle of the sampling clock signal and outputs the thus-delayed signal.
- the delay unit 34 d delays the output signal of the delay unit 34 c by the cycle of the sampling clock signal and outputs the thus-delayed signal.
- the output signals from the delay units 34 a , 34 b , and 34 c are assumed to be D ⁇ 2 , D 0 , and D 2 , respectively.
- the output terminal 30 c is connected to an output terminal of the delay unit 32 b.
- the signal D 1 is outputted to the output terminal 30 c.
- the multipliers 36 a - 36 g multiply, for example, the outputs of the delay units by predetermined coefficients and output the results obtained.
- the multiplier 36 a multiplies the signal D ⁇ 3 by a coefficient C ⁇ 3 and outputs the result obtained.
- the multiplier 36 b multiplies the signal D ⁇ 2 by a coefficient C ⁇ 2 and outputs the result obtained.
- the multiplier 36 c multiplies the signal D ⁇ 1 by a coefficient C ⁇ 1 and outputs the result obtained.
- the multiplier 36 d multiplies the signal D 0 by a coefficient C 0 and output the result.
- the multiplier 36 e multiplies the signal D 1 by a coefficient C 1 and outputs the result obtained.
- the multiplier 36 f multiplies the signal D 2 by a coefficient C 2 and outputs the result obtained
- the multiplier 36 g multiplies the signal D 3 by a coefficient C 3 and outputs the result obtained.
- the totalizer 38 totals the outputs of the multipliers 36 a - 36 g and outputs the result obtained to the output terminal 30 d.
- the multiplexer 40 uses the output terminals 30 c and 30 d of the FIR filter 30 as input terminals, the multiplexer 40 alternately outputs signals which are inputted from the output terminals 30 c and 30 d.
- the multiplexer 40 outputs in such a mode as shown in FIG. 3.
- signals A 1 , A 2 , . . . and signals B 1 , B 2 , . . . are inputted to the multiplexer 40 from the output terminals 30 c and 30 d , respectively, of the FIR filter 30 , the multiplexer outputs signals A 1 , B 1 , A 2 , B 2 , . . . .
- Analog signals are inputted to the A/D converters 22 and 24 .
- the A/D converters 22 and 24 convert the analog signals into digital signals and output the digital signals.
- the frequency of a clock signal produced from the clock signal source 12 is divided by the frequency divider 14 to produce the sampling clock signals.
- the output of the A/D converter 22 is inputted to the input terminal 30 a of the FIR filter 30 , while the output of the A/D converter 24 is inputted to the input terminal 30 b of the FIR filter 30 .
- the signals applied to the input terminals 30 a and 30 b are shown in FIGS. 4 ( a ) and 4 ( b ), respectively.
- FIG. 4( c ) shows signals obtained as a result of an initial signal (the left-end pulse in FIG. 4( a )) fed to the input terminal 30 a having been delayed by the delay units 32 a - 32 c .
- a signal D ⁇ 3 is produced simultaneously with the initial signal fed to the input terminal 30 a .
- a signal D ⁇ 1 is delayed one cycle from the signal D ⁇ 3 by the delay unit 32 a .
- a signal D 1 is delayed one cycle from the signal D ⁇ 1 by the delay unit 32 b.
- a signal D 3 is delayed one cycle from the signal D 1 by the delay unit 32 c.
- FIG. 4( d ) shows signals obtained as a result of an initial signal (the left-end pulse in FIG. 4( b )) fed to the input terminal 30 b having been delayed by the delay units 34 a - 34 c .
- a signal D ⁇ 2 is delayed one cycle from the initial signal fed to the input terminal 30 b by the delay unit 34 a.
- a signal D 0 is delayed one cycle from the signal D ⁇ 2 by the delay unit 34 b.
- a signal D 2 is delayed one cycle from the signal D 0 by the delay unit 34 c.
- FIG. 4( e ) shows signals inputted to the multipliers 36 a - 36 g.
- Signals D ⁇ 3 , D ⁇ 2 , D ⁇ 1 , D 0 , D 1 , D 2 , and D 3 are inputted to the multipliers 36 a - 36 g , respectively.
- pulses spaced a half cycle of the sampling clock signal, i.e., 50 [ns] from one another are inputted to the multipliers 36 a - 36 g , respectively.
- An internal configuration of the FIR filter shown in FIG. 2 is equivalent to an ordinary type of FIR filter shown in FIG. 5.
- the ordinary type of FIR filter shown in FIG. 5 has an input terminal 30 a , delay units 62 a - 62 h, multipliers 36 a - 36 g , and a totalizer 38 .
- the input terminal 30 a , the multipliers 36 a - 36 g , and the totalizer 38 are of the same internal configuration as that of the FIR filter shown in FIG. 2.
- the delay units 62 a - 62 b delay inputted signals a half cycle of the sampling clock signal, i.e., 50 [ns], and output the thus-delayed signals.
- the multipliers 36 a - 36 g multiply a signal D ⁇ 3 before input to the delay unit 62 a , a signal D ⁇ 2 outputted from the delay unit 62 a , . . . , and a signal D 3 outputted from the delay unit 62 g by predetermined coefficients C ⁇ 3 , C ⁇ 2 , . . . , and C 3 and output the results thus obtained.
- the totalizer 38 totals the outputs of the multipliers 36 a - 36 g and outputs the result to the output terminal 30 d.
- An output obtained upon input of a pulse to the FIR filter can be observed as an impulse response.
- the ordinary FIR filter shown in FIG. 5 can be allowed to function as a low-pass filter by setting the predetermined coefficients C ⁇ 3 , C ⁇ 2 , . . . , and C 3 at appropriate values.
- the impulse response of the FIR filter takes a maximum value generally when a signal is input to the multiplier 36 d located centrally out of the multipliers 36 a - 36 g , as shown in FIG. 6.
- the maximum output value of the FIR filter can be made extremely large in comparison with other values.
- the output signal from the FIR filter can be handled as a pulse signal which is outputted upon input of signal D 0 to the multiplier 36 d . This pulse signal is provided to the output terminal 30 d.
- a pulse signal which is outputted upon input of signal D 1 to the multiplier 36 e, is provided to the output terminal 30 c .
- the signals which the multiplexer 40 outputs can be handled as pulse signals generated at the timings of signals D 0 and D 1 . Since the spacing of the signals D 0 and D 1 is 50 [ns], it follows that pulse signals with a cycle of 50 [ns] are outputted from the multiplexer 40 .
- phase difference between the phase of the sampling clock signal fed to the A/D converter 22 and that fed to the A/D converter 24 is not exactly 180°.
- Analog signals are inputted to the A/D converters 22 and 24 , which in turn, in synchronism with sampling clock signals fed from the frequency divider 14 , converts the analog signals into digital signals and output the digital signals.
- the sampling clock signals are each produced by dividing the frequency of the clock signal produced from the clock signal source 12 , which division is made by the frequency divider 14 .
- the outputs of the A/D converters 22 and 24 are fed to the input terminals 30 a and 30 b, respectively, of the FIR filter 30 .
- the signals applied to the input terminals 30 a and 30 b are shown in FIGS. 8 ( a ) and 8 ( b ), respectively.
- FIG. 8( c ) there are shown signals obtained as a result of an initial signal (the left-end pulse in FIG. 8( a )) fed to the input terminal 30 a having been delayed by the delay units 32 a - 32 c .
- a signal D ⁇ 3 is generated simultaneously with the initial signal fed to the input terminal 30 a .
- a signal D ⁇ 1 is delayed one cycle from the signal D ⁇ 3 by the delay At 32 a .
- a signal D 1 is delayed one cycle from the signal D ⁇ 1 by the delay unit 32 b .
- a signal D 3 is delayed one cycle from the signal D 1 by the delay unit 32 c.
- FIG. 8( d ) there are shown signals obtained as a result of an initial signal (the left-end pulse in FIG. 8( b )) fed to the input terminal 30 b having been delayed by the delay units 34 a - 34 c.
- a signal D ⁇ 2 is delayed one cycle by the delay unit 34 a from the initial signal fed to the input terminal 30 b .
- a signal D 0 is delayed one cycle from the signal D ⁇ 2 by the delay unit 34 b .
- a signal D 2 is delayed one cycle from the signal D 0 by the delay unit 34 c.
- D ⁇ 2 (F), D 0 (F), and D 2 (F) which are suffixed by parenthesized capital F.
- the “F” is a capital letter of “False.” This is for clarifying the failure due to the error despite 50 [ns] being correct.
- D ⁇ 2 (F), D 0 (F), and D 2 (F) are each shifted 10 [ns] from the timing which they should follow.
- FIG. 8( e ) there are shown signals which are inputted to the multipliers 36 a - 36 g .
- Signals D ⁇ 3 , D ⁇ 2 (F), D ⁇ 1 , D 0 (F), D 1 , D 2 (F), and D 3 are respectively inputted to the multipliers 36 a - 36 g .
- pulses spaced 60 [ns] and 40 [ns] are inputted to the multipliers 36 a - 36 g .
- FIG. 9 shows such an impulse response as shown in FIG. 9, in which timings for the measurement of impulse response are different from those in FIG. 6.
- the measurement is made at the timings of signals D ⁇ 2 (F), D 0 (F), and D 2 (F) instead of the timings of signals D ⁇ 2 , D 0 , and D 2 .
- the FIR filter 30 changed, but the FIR filter 30 remains the same. That is, the impulse response of the FIR filter 30 is the same in both FIGS. 9 and 6.
- an output signal from the FIR filter can be handled as a pulse signal which is outputted upon input of signal D 0 to the multiplier 36 d .
- This pulse signal is fed to the output terminal 30 d. Consequently, the output signal from the FIR filter corresponds to a signal obtained by correcting an error in the phase difference between the phase of the sampling clock signal fed to the A/D converter 22 and that fed to the A/D converter 24 .
- a pulse signal which is outputted upon input of signal D 1 to the multiplier 36 e , is fed to the output terminal 30 c . Therefore, with reference to FIGS. 4 ( c ) and ( d ), signals which the multiplexer 40 outputs can be handled as pulse signals generated at the timings of signals D 0 and D 1 . Since the spacing between the signals D 0 and D 1 is 50 [ns], pulse signals with a cycle of 50 [ns] are outputted from the multiplexer 40 .
- the digital signal outputted from the output terminal 30 d of the FIR filter 30 becomes a pulse of a timing exactly shifted a half cycle from the sampling clock signal fed to the A/D converter 22 .
- the digital signal provided from the output terminal 30 c of the FIR filter 30 corresponds to a signal resulting from delaying the output of the A/D converter 22 by an integer multiple of the sampling clock signal cycle.
- the outputs from the output terminals 30 c and 30 d of the FIR filter 30 are made alternate by the multiplexer 40 , the outputs of the A/D converters 22 and 24 can be exactly shifted a half cycle from the sampling clock signal.
- A/D converters there are used A/D converters 22 and 24 in this embodiment, three or more A/D converters may be used.
- the function described in the above embodiment can also be implemented by a method wherein a media reader of a computer provided with a CPU, a hard disc, and the media (e.g., floppy disk and CD-ROM) reader is allowed to read a medium which stores programs for implementing the various portions described above, and the contents thus read are installed in the hard disc.
- a media reader of a computer provided with a CPU, a hard disc, and the media (e.g., floppy disk and CD-ROM) reader is allowed to read a medium which stores programs for implementing the various portions described above, and the contents thus read are installed in the hard disc.
- the delay means, the multiplier means, and the totalizer means constitute what is called an FIR filter. Since the timing at which the output of the FIR filter takes a maximum value is constant, even with an input delay found in any of plural A/D converter means, the input delay can be corrected if a signal provided when the output of the FIR filter takes a maximum value is used as digital signal.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
Description
- 1. Field of Invention
- The present invention relates to an input delay correction for an interleave type A/D (Analog to Digital) converter.
- 2. Description of the Related Art
- With speed-up, for example, of a device under test (DUT), speed-up of an A/D converter for use in converting an analog signal outputted from the DUT into a digital signal for example has been demanded so far. The interleave type A/D converter is for attaining the speed-up of an A/D converter.
- An example of an interleave type A/D converter is shown in FIG. 10. An analog signal outputted from a
DUT 102 is inputted to A/D converters D converter 112, while a sampling clock B is provided to the A/D converter 114. The sampling clock B is delayed a half cycle from the sampling clock A. The cycle of the sampling clock A and that of the sampling clock B are both assumed equal to 100 [ns]. The A/D converter 112 outputs digital signals D0, D2, D4, . . . , while the A/D converter 114 outputs digital signals D1, D3, D5, . . . . The digital signals outputted from the A/D converters multiplexer 120. - FIG. 11 is a time chart of an entire sampling clock and the sampling clocks A and B. First, as to the sampling clock A, a clock signal corresponding to D0 is outputted, then in 100 [ns] after that there is outputted a clock signal corresponding to D2, and further in 100 [ns] after that there is outputted a clock signal corresponding to D4. As to the sampling clock B, a clock signal corresponding to D1 is outputted a half cycle, i.e., 50 [ns], later than a clock signal corresponding to D0 and in 100 [ns] after that there is outputted a clock signal corresponding to D3. Thus, as shown at the top stage in FIG. 11, the entire sampling clock is a combination of both sampling clocks A and B. i.e., D0, D1, D2, D3, D4, . . . . In this case, the cycle of the entire sampling clock is 50 [ns].
- Thus, by using two A/D converters (112 and 114), sampling can be done with a half cycle of the ordinary sampling cycle. For example, sampling with a cycle of 100 [ns] can be made into sampling with a cycle of 50 [ns]. More than two A/D converters may be used. If three A/D converters are used, sampling can be done with a one-third cycle, and if four A/D converters are used, sampling can be done with a one-fourth cycle. For example, if four A/D converters are used, sampling with a cycle of 100 [ns] can be made into sampling with a cycle of 25 [ns].
- However, for reducing the sampling cycle exactly to half, it is necessary that a time lag between the sampling clocks A and B be set exactly at a half cycle. For example, as shown in FIG. 12(a), it is here assumed that the sampling clock B is delayed by τ relative to a time at which it should be. Such a phenomenon is called an input delay. In this case, an entire sampling clock is as shown in FIG. 12(b). The spacing of clock signals corresponding to D0, D1, and D2 should be 50 [ns], but, as shown in the same figure, the spacing between clock signals corresponding to D0 and D1 is 50+τ [ns], while the spacing between clock signals corresponding to D1 and D2 is 50−τ [ns]. It is evident that such non-uniform sampling cycles are inconvenient.
- Accordingly, it is an object of the present invention to provide an input delay correcting system, etc. for an A/D converter.
- According to the present invention as described in
claim 1, an input delay correcting system for an A/D converter, operating at the time of receiving an analog signal and outputting a digital signal, the system includes: a plurality of A/D converter unit for converting the analog signal into digital signals in synchronism with a sampling clock signal; a clock signal supply unit which supplies the sampling clock signal in different phases to the A/D converter unit; a delay unit which delays an output of each the A/D converter unit by a time corresponding to a cycle of the sampling clock signal; a multiplier unit which multiplies outputs of the delay unit by predetermined coefficients and which outputs the thus-multiplied signals; a totalizer unit which outputs the total of outputs provided from the multiplier unit; and an alternate output unit which outputs an output of the delay unit and an output of the totalizer unit in an alternate manner, the output of the delay unit being spaced a predetermined time from a time point at which the output of the totalizer unit takes a maximum value. - According to the thus constructed input delay correcting system for an A/D converter, the delay unit, the multiplier unit and the totalizer unit constitute so called FIR (Finite Impulse Response) filter. Since the timing at which the output of the FIR filter takes a maximum value is constant, even with an input delay found in any of plural A/D converter means, the input delay can be corrected if a signal provided when the output of the FIR filter takes a maximum value is used as digital signal.
- According to the present invention as described in
claim 2, an input delay correcting method for an input delay correcting system for an A/D converter having a plurality of A/D converter unit for converting analog signal into digital signals in synchronism with a sampling clock signal; and a clock signal supply unit which supplies the sampling clock signal in different phases to the A/D converter unit, the method includes: a delay step which delays an output of each the A/D converter unit by a time corresponding to a cycle of the sampling clock signal; a multiplier step which multiplies outputs of the delay step by predetermined coefficients and which outputs the thus-multiplied signals; a totalizer step which outputs the total of outputs provided from the multiplier step; and an alternate output step which outputs an output of the delay step and an output of the totalizer step in an alternate manner, the output of the delay step being spaced a predetermined time from a time point at which the output of the totalizer step takes a maximum value. - According to the present invention as described in
claim 3, a computer-readable medium has a program of instructions for execution by the computer to perform an input delay correcting process for an input delay correcting system for an A/D converter having a plurality of A/D converter unit for converting analog signal into digital signals in synchronism with a sampling clock signal; and a clock signal supply unit which supplies the sampling clock signal in different phases to the A/D converter unit. The input delay correcting process includes: a delay processing which delays an output of each the A/D converter unit by a time corresponding to a cycle of the sampling clock signal; a multiplier processing which multiplies outputs of the delay processing by predetermined coefficients and which outputs the thus-multiplied signals; a totalizer processing which outputs the total of outputs provided from the multiplier processing; and an alternate output processing which outputs an output of the delay processing and an output of the totalizer processing in an alternate manner, the output of the delay processing being spaced a predetermined time from a time point at which the output of the totalizer processing takes a maximum value. - FIG. 1 is a block diagram showing the configuration of an input
delay correcting system 1 for an A/D converter according to an embodiment of the present invention; - FIG. 2 is a block diagram showing an internal configuration of an
FIR filter 30; - FIG. 3 is a diagram showing an output mode of a
multiplexer 40; - FIG. 4 is a time chart showing a digital signal (FIG. 4(a)) fed to an
input terminal 30 a, a digital signal (FIG. 4(b)) fed to aninput terminal 30 b, input and output signals (FIG. 4(c)) in delay units 32 a-32 c, output signals (FIG. 4(d)) from delay units 34 a-34 c, and input signals (FIG. 4(e)) to multipliers 36 a-36 g, in the case where sampling clock signals fed to A/D converters - FIG. 5 is a block diagram showing an ordinary type of FIR filter which is equivalent to the
FIR filter 30; - FIG. 6 is a graph showing an impulse response of the
FIR filter 30; - FIG. 7 is a graph showing a case where a maximum value is remarkably larger than other values in the impulse response of the FIR filter;
- FIG. 8 is a timing chart showing a digital signal (FIG. 8(a)) fed to the
input terminal 30 a, a digital signal (FIG. 8(b)) fed to theinput terminal 30 b, input and output signals (FIG. 8(c)) in the delay units 32 a-32 c, output signals (FIG. 8(d)) from the delay units 34 a-34 c, and input signals (FIG. 8(e)) to the multipliers 36 a-36 g, in the case where a phase difference between sampling clock signals fed to the A/D converters - FIG. 9 is a graph showing an impulse response of the
FIR filter 30; - FIG. 10 is a block diagram showing an example of an interleave type A/D converter according to the prior art;
- FIG. 11 is a time chart of an entire sampling clock, as well as sampling clocks A and B, in the prior art; and
- FIG. 12 is a time chart showing an input delay and (FIG. 12(a)) and an entire sampling clock (FIG. 12(b)) in the prior art.
- An embodiment of the present invention will be described hereinunder with reference to the accompanying drawings.
- FIG. 1 is a block diagram showing the construction of an input
delay correcting system 1 for an A/D converter according to an embodiment of the present invention. The inputdelay correcting system 1 comprises aclock signal source 12, afrequency divider 14, A/D converters filter 30, and amultiplexer 40. - The
clock signal source 12 produces a clock signal having a certain cycle. Thefrequency divider 14 divides the frequency of the clock signal produced by theclock signal source 12 and supplies an even-number pulse to the A/D converter 22 and an odd-number pulse to the A/D converter 24. The pulses fed to the A/D converters D converter 22 and that of the sampling clock signal fed to the A/D converter 24 are 180° out of phase with each other. - The A/
D converters D converters D converters - The
FIR filter 30 hasinput terminals output terminals D converter 22 is inputted to theinput terminal 30 a. An output of the A/D converter 24 is inputted to theinput terminal 30 b. The signal inputted to theinput terminal 30 a is delayed and outputted from theoutput terminal 30 c. Further, a signal obtained by applying a predetermined processing to the signals inputted to theinput terminals output terminal 30 d. - An internal configuration of the
FIR filter 30 is shown in FIG. 2. TheFIR filter 30 is further provided with delay units suffers) 32 a-32 d, 34 a-34 d, multipliers 36 a-36 g, and atotalizer 38. - The delay units32 a-32 d each delay a signal inputted to the
input terminal 30 a by a time corresponding to a cycle (here 100 [ns]) of the sampling clock signal and output the thus-delayed signal. Thedelay unit 32 a delays the signal inputted to theinput terminal 30 a by a time corresponding to the cycle of the sampling clock signal and outputs the thus-delayed signal. Thedelay unit 32 b delays the output signal of thedelay unit 32 a by the cycle of the sampling clock signal and outputs the thus-delayed signal. Thedelay unit 32 c delays the output signal of thedelay unit 32 b by the cycle of the sampling clock signal and outputs the thus-delayed signal. Thedelay unit 32 d delays the output signal of thedelay unit 32 c by the cycle of the sampling clock signal and outputs the thus-delayed signal. It is here assumed that the signal inputted to thedelay unit 32 a is D−3, the signal outputted from thedelay unit 32 a is D−1, the signal outputted from thedelay unit 32 b is D1, and the signal outputted from thedelay unit 32 c is D3. - The delay units34 a-34 d each delay a signal inputted to the
input terminal 30 b by a time corresponding to a cycle (here 100 [ns]) of the sampling clock signal and outputs the thus-delayed signal. Thedelay unit 34 a delays the signal inputted to theinput terminal 30 b by the cycle of the sampling clock signal and outputs the thus-delayed signal. Thedelay unit 34 b delays the output signal of thedelay unit 34 a by the cycle of the sampling clock signal and outputs the thus-delayed signal. Thedelay unit 34 c delays the output signal of thedelay unit 34 b by the cycle of the sampling clock signal and outputs the thus-delayed signal. Thedelay unit 34 d delays the output signal of thedelay unit 34 c by the cycle of the sampling clock signal and outputs the thus-delayed signal. The output signals from thedelay units - The
output terminal 30 c is connected to an output terminal of thedelay unit 32 b. The signal D1 is outputted to theoutput terminal 30 c. - The multipliers36 a-36 g multiply, for example, the outputs of the delay units by predetermined coefficients and output the results obtained. The
multiplier 36 a multiplies the signal D−3 by a coefficient C−3 and outputs the result obtained. Themultiplier 36 b multiplies the signal D−2 by a coefficient C−2 and outputs the result obtained. Themultiplier 36 c multiplies the signal D−1 by a coefficient C−1 and outputs the result obtained. Themultiplier 36 d multiplies the signal D0 by a coefficient C0 and output the result. Themultiplier 36 e multiplies the signal D1 by a coefficient C1 and outputs the result obtained. Themultiplier 36 f multiplies the signal D2 by a coefficient C2 and outputs the result obtained Themultiplier 36 g multiplies the signal D3 by a coefficient C3 and outputs the result obtained. - The
totalizer 38 totals the outputs of the multipliers 36 a-36 g and outputs the result obtained to theoutput terminal 30 d. - Using the
output terminals FIR filter 30 as input terminals, themultiplexer 40 alternately outputs signals which are inputted from theoutput terminals multiplexer 40 outputs in such a mode as shown in FIG. 3. When signals A1, A2, . . . and signals B1, B2, . . . are inputted to themultiplexer 40 from theoutput terminals FIR filter 30, the multiplexer outputs signals A1, B1, A2, B2, . . . . - A description will be given below about the operation of the input
delay correcting system 1 for an A/D converter according to this embodiment. The following description is concerned with the case where sampling clock signals fed to the A/D converters - Analog signals are inputted to the A/
D converters frequency divider 14 the A/D converters clock signal source 12 is divided by thefrequency divider 14 to produce the sampling clock signals. - The output of the A/
D converter 22 is inputted to theinput terminal 30 a of theFIR filter 30, while the output of the A/D converter 24 is inputted to theinput terminal 30 b of theFIR filter 30. The signals applied to theinput terminals - As shown in FIGS.4(a) and 4(b), the outputs of the A/
D converters - FIG. 4(c) shows signals obtained as a result of an initial signal (the left-end pulse in FIG. 4(a)) fed to the
input terminal 30 a having been delayed by the delay units 32 a-32 c. A signal D−3 is produced simultaneously with the initial signal fed to theinput terminal 30 a. A signal D−1 is delayed one cycle from the signal D−3 by thedelay unit 32 a. A signal D1 is delayed one cycle from the signal D−1 by thedelay unit 32 b. A signal D3 is delayed one cycle from the signal D1 by thedelay unit 32 c. - FIG. 4(d) shows signals obtained as a result of an initial signal (the left-end pulse in FIG. 4(b)) fed to the
input terminal 30 b having been delayed by the delay units 34 a-34 c. A signal D−2 is delayed one cycle from the initial signal fed to theinput terminal 30 b by thedelay unit 34 a. A signal D0 is delayed one cycle from the signal D−2 by thedelay unit 34 b. A signal D2 is delayed one cycle from the signal D0 by thedelay unit 34 c. - FIG. 4(e) shows signals inputted to the multipliers 36 a-36 g. Signals D−3, D−2, D−1, D0, D1, D2, and D3 are inputted to the multipliers 36 a-36 g, respectively. Thus, pulses spaced a half cycle of the sampling clock signal, i.e., 50 [ns], from one another are inputted to the multipliers 36 a-36 g, respectively.
- An internal configuration of the FIR filter shown in FIG. 2 is equivalent to an ordinary type of FIR filter shown in FIG. 5. The ordinary type of FIR filter shown in FIG. 5 has an
input terminal 30 a, delay units 62 a-62 h, multipliers 36 a-36 g, and atotalizer 38. Theinput terminal 30 a , the multipliers 36 a-36 g, and thetotalizer 38 are of the same internal configuration as that of the FIR filter shown in FIG. 2. The delay units 62 a-62 b delay inputted signals a half cycle of the sampling clock signal, i.e., 50 [ns], and output the thus-delayed signals. The multipliers 36 a-36 g multiply a signal D−3 before input to thedelay unit 62 a, a signal D−2 outputted from thedelay unit 62 a, . . . , and a signal D3 outputted from thedelay unit 62 g by predetermined coefficients C−3, C−2, . . . , and C3 and output the results thus obtained. Thetotalizer 38 totals the outputs of the multipliers 36 a-36 g and outputs the result to theoutput terminal 30 d. - An output obtained upon input of a pulse to the FIR filter can be observed as an impulse response. The ordinary FIR filter shown in FIG. 5 can be allowed to function as a low-pass filter by setting the predetermined coefficients C−3, C−2, . . . , and C3 at appropriate values. In this case, the impulse response of the FIR filter takes a maximum value generally when a signal is input to the
multiplier 36 d located centrally out of the multipliers 36 a-36 g, as shown in FIG. 6. In the same figure, D−3, D−2, . . . , and D3 are plotted along a time base which is the axis of abscissa, indicating timings at which signals D−3, D−2, . . . and D3 are inputted to the multipliers 36 a-36 g, respectively. As shown in FIG. 6, if data related to the input of signals D−3, D−2, . . . , D3 to the multipliers 36 a-36 g are interpolated, there is obtained a curved line which takes a maximum value when signal D0 is inputted to themultiplier 36 d. By increasing the number of multipliers and delay units, as shown in FIG. 7, the maximum output value of the FIR filter can be made extremely large in comparison with other values. Thus, the output signal from the FIR filter can be handled as a pulse signal which is outputted upon input of signal D0 to themultiplier 36 d. This pulse signal is provided to theoutput terminal 30 d. - Referring to FIG. 2, a pulse signal, which is outputted upon input of signal D1 to the
multiplier 36 e, is provided to theoutput terminal 30 c. Thus, with reference to FIGS. 4(c) and 4(d), the signals which themultiplexer 40 outputs can be handled as pulse signals generated at the timings of signals D0 and D1. Since the spacing of the signals D0 and D1 is 50 [ns], it follows that pulse signals with a cycle of 50 [ns] are outputted from themultiplexer 40. - Next, a description will be given below about the case where the phase difference between the phase of the sampling clock signal fed to the A/
D converter 22 and that fed to the A/D converter 24 is not exactly 180°. - Analog signals are inputted to the A/
D converters frequency divider 14, converts the analog signals into digital signals and output the digital signals. The sampling clock signals are each produced by dividing the frequency of the clock signal produced from theclock signal source 12, which division is made by thefrequency divider 14. - The outputs of the A/
D converters input terminals FIR filter 30. The signals applied to theinput terminals - As shown in FIGS.8(a) and 8(b), the outputs of the A/
D converters - In FIG. 8(c) there are shown signals obtained as a result of an initial signal (the left-end pulse in FIG. 8(a)) fed to the
input terminal 30 a having been delayed by the delay units 32 a-32 c. A signal D−3 is generated simultaneously with the initial signal fed to theinput terminal 30 a. A signal D−1 is delayed one cycle from the signal D−3 by the delay At 32 a. A signal D1 is delayed one cycle from the signal D−1 by thedelay unit 32 b. A signal D3 is delayed one cycle from the signal D1 by thedelay unit 32 c. - In FIG. 8(d) there are shown signals obtained as a result of an initial signal (the left-end pulse in FIG. 8(b)) fed to the
input terminal 30 b having been delayed by the delay units 34 a-34 c. A signal D−2 is delayed one cycle by thedelay unit 34 a from the initial signal fed to theinput terminal 30 b. A signal D0 is delayed one cycle from the signal D−2 by thedelay unit 34 b. A signal D2 is delayed one cycle from the signal D0 by thedelay unit 34 c. In FIG. 8(d) there are described D−2(F), D0(F), and D2(F), which are suffixed by parenthesized capital F. The “F” is a capital letter of “False.” This is for clarifying the failure due to the error despite 50 [ns] being correct. D−2(F), D0(F), and D2(F) are each shifted 10 [ns] from the timing which they should follow. - In FIG. 8(e) there are shown signals which are inputted to the multipliers 36 a-36 g. Signals D−3, D−2(F), D−1, D0(F), D1, D2(F), and D3 are respectively inputted to the multipliers 36 a-36 g. Thus, pulses spaced 60 [ns] and 40 [ns] are inputted to the multipliers 36 a-36 g. At this time there is obtained such an impulse response as shown in FIG. 9, in which timings for the measurement of impulse response are different from those in FIG. 6. More specifically, the measurement is made at the timings of signals D−2(F), D0(F), and D2(F) instead of the timings of signals D−2, D0, and D2. However, it is not that the
FIR filter 30 changed, but theFIR filter 30 remains the same. That is, the impulse response of theFIR filter 30 is the same in both FIGS. 9 and 6. Therefore, if the amplitudes measured at the timings of signals D−3, D−2(F), D−1, D0(F), D1, D2(F), and D3 are interpolated, there is obtained a curved line wherein the impulse response takes a maximum value upon input of signal D0 to themultiplier 36 d as is the case with FIG. 6. - Thus, an output signal from the FIR filter can be handled as a pulse signal which is outputted upon input of signal D0 to the
multiplier 36 d. This pulse signal is fed to theoutput terminal 30 d. Consequently, the output signal from the FIR filter corresponds to a signal obtained by correcting an error in the phase difference between the phase of the sampling clock signal fed to the A/D converter 22 and that fed to the A/D converter 24. - Referring now to FIG. 2, a pulse signal, which is outputted upon input of signal D1 to the
multiplier 36 e, is fed to theoutput terminal 30 c. Therefore, with reference to FIGS. 4(c) and (d), signals which themultiplexer 40 outputs can be handled as pulse signals generated at the timings of signals D0 and D1. Since the spacing between the signals D0 and D1 is 50 [ns], pulse signals with a cycle of 50 [ns] are outputted from themultiplexer 40. - According to this embodiment, even if the sampling clock signals fed to the A/
D converters output terminal 30 d of theFIR filter 30 becomes a pulse of a timing exactly shifted a half cycle from the sampling clock signal fed to the A/D converter 22. Further, the digital signal provided from theoutput terminal 30 c of theFIR filter 30 corresponds to a signal resulting from delaying the output of the A/D converter 22 by an integer multiple of the sampling clock signal cycle. Thus, if the outputs from theoutput terminals FIR filter 30 are made alternate by themultiplexer 40, the outputs of the A/D converters - As A/D converters there are used A/
D converters - The function described in the above embodiment can also be implemented by a method wherein a media reader of a computer provided with a CPU, a hard disc, and the media (e.g., floppy disk and CD-ROM) reader is allowed to read a medium which stores programs for implementing the various portions described above, and the contents thus read are installed in the hard disc.
- According to the present invention, the delay means, the multiplier means, and the totalizer means constitute what is called an FIR filter. Since the timing at which the output of the FIR filter takes a maximum value is constant, even with an input delay found in any of plural A/D converter means, the input delay can be corrected if a signal provided when the output of the FIR filter takes a maximum value is used as digital signal.
Claims (3)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000291565A JP4475784B2 (en) | 2000-09-26 | 2000-09-26 | A / D conversion input delay correction apparatus, method, and recording medium |
JP2000-291565 | 2000-09-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030058144A1 true US20030058144A1 (en) | 2003-03-27 |
US6545626B1 US6545626B1 (en) | 2003-04-08 |
Family
ID=18774619
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/961,310 Expired - Lifetime US6545626B1 (en) | 2000-09-26 | 2001-09-25 | Input delay correcting system and method for A/D converter and storage medium |
Country Status (3)
Country | Link |
---|---|
US (1) | US6545626B1 (en) |
JP (1) | JP4475784B2 (en) |
DE (1) | DE10147337C2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2419482A (en) * | 2004-10-29 | 2006-04-26 | Agilent Technologies Inc | Analog to digital signal conversion circuit and method |
US20110234439A1 (en) * | 2010-03-25 | 2011-09-29 | Kawasaki Microelectronics, Inc. | Time-interleaved analog-to-digital conversion circuit having polyphase correction filter |
US20160309109A1 (en) * | 2015-04-17 | 2016-10-20 | SK Hynix Inc. | Image sensing device |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002246910A (en) | 2001-02-20 | 2002-08-30 | Advantest Corp | Interleave a/d conversion mode waveform digitizer |
US7388931B1 (en) * | 2002-06-12 | 2008-06-17 | Marvell International Ltd. | ADC architecture for wireless applications |
US6836227B2 (en) * | 2003-02-25 | 2004-12-28 | Advantest Corporation | Digitizer module, a waveform generating module, a converting method, a waveform generating method and a recording medium for recording a program thereof |
US7280091B2 (en) * | 2003-04-17 | 2007-10-09 | Realtek Semiconductor Corp. | Analog front-end circuit for digital displaying apparatus and control method thereof |
TWI228925B (en) * | 2003-04-17 | 2005-03-01 | Realtek Semiconductor Corp | Image signal processing method and device thereof |
US20060238454A1 (en) * | 2003-04-17 | 2006-10-26 | Chi-Feng Wang | Analog front-end circuit for digital displaying apparatus and control method thereof |
JP4544915B2 (en) * | 2004-06-03 | 2010-09-15 | ルネサスエレクトロニクス株式会社 | Receiver and analog / digital converter |
US7227479B1 (en) * | 2005-12-22 | 2007-06-05 | Lucent Technologies Inc. | Digital background calibration for time-interlaced analog-to-digital converters |
US7196650B1 (en) * | 2006-01-27 | 2007-03-27 | Analog Devices, Inc. | Signal converter systems and methods with enhanced signal-to-noise ratios |
TW200733570A (en) * | 2006-02-23 | 2007-09-01 | Univ Nat Chiao Tung | Analog-to-digital converter with alternated correction time |
JP4639165B2 (en) * | 2006-05-16 | 2011-02-23 | アンリツ株式会社 | Signal analyzer |
US8331494B1 (en) * | 2008-11-26 | 2012-12-11 | Marvell International Ltd. | Combined digital down conversion (DDC) and decimation filter |
JP5560989B2 (en) | 2010-07-21 | 2014-07-30 | 富士通株式会社 | Receiver circuit |
JPWO2023007695A1 (en) * | 2021-07-30 | 2023-02-02 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH1028080A (en) * | 1996-07-12 | 1998-01-27 | Nec Corp | Low power consumption adaptive equalizing filter for communication |
DE10007148C2 (en) * | 1999-02-17 | 2003-06-18 | Advantest Corp | High speed waveform digitizer with a phase correction device and method for phase correction |
JP4547064B2 (en) * | 1999-03-24 | 2010-09-22 | 株式会社アドバンテスト | A / D converter and calibration device |
-
2000
- 2000-09-26 JP JP2000291565A patent/JP4475784B2/en not_active Expired - Fee Related
-
2001
- 2001-09-25 US US09/961,310 patent/US6545626B1/en not_active Expired - Lifetime
- 2001-09-26 DE DE10147337A patent/DE10147337C2/en not_active Expired - Fee Related
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2419482A (en) * | 2004-10-29 | 2006-04-26 | Agilent Technologies Inc | Analog to digital signal conversion circuit and method |
US20110234439A1 (en) * | 2010-03-25 | 2011-09-29 | Kawasaki Microelectronics, Inc. | Time-interleaved analog-to-digital conversion circuit having polyphase correction filter |
CN102270987A (en) * | 2010-03-25 | 2011-12-07 | 川崎微电子股份有限公司 | Time-interleaved analog-to-digital conversion circuit |
US8421656B2 (en) | 2010-03-25 | 2013-04-16 | Kawasaki Microelectronics Inc | Time-interleaved analog-to-digital conversion circuit having polyphase correction filter |
US20160309109A1 (en) * | 2015-04-17 | 2016-10-20 | SK Hynix Inc. | Image sensing device |
US9774809B2 (en) * | 2015-04-17 | 2017-09-26 | SK Hynix Inc. | Image sensing device with analog-dithering scheme |
Also Published As
Publication number | Publication date |
---|---|
US6545626B1 (en) | 2003-04-08 |
DE10147337C2 (en) | 2003-11-27 |
DE10147337A1 (en) | 2002-04-18 |
JP4475784B2 (en) | 2010-06-09 |
JP2002100988A (en) | 2002-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6545626B1 (en) | Input delay correcting system and method for A/D converter and storage medium | |
JP2592810B2 (en) | Sample rate conversion circuit | |
US5191336A (en) | Digital time interpolation system | |
KR20010006867A (en) | A-d converting apparatus, and calibration unit and method therefor | |
US7330138B2 (en) | Asynchronous sample rate correction by time domain interpolation | |
JP2006329987A (en) | Apparatus for measuring jitter and method of measuring jitter | |
US20090063072A1 (en) | Logic analyzer using a digital filter | |
US20130187694A1 (en) | Digital re-sampling apparatus using fractional delay generator | |
IL188466A (en) | Jitter correction | |
JPH10145197A (en) | Input signal read circuit | |
CN108880555B (en) | Resynchronization of a sample rate converter | |
US20220263515A1 (en) | Circuit for converting a signal between digital and analog | |
US6342849B1 (en) | Method and apparatus for peak detection of an analog signal | |
JP2008259110A (en) | Frequency synthesizer system | |
JP2001230824A (en) | Data reception system | |
US6483451B1 (en) | Sampling function waveform data generating device | |
WO2011107801A1 (en) | Sampling | |
JPH05211442A (en) | Test method for a/d converter | |
JPH01284015A (en) | Clock phase setting circuit | |
JP2635616B2 (en) | Digital sample rate converter | |
US7583544B2 (en) | Data reading circuit | |
JPH08152488A (en) | Time measuring device | |
JPH1183914A (en) | Period detecting equipment and period detecting method | |
JPH03255743A (en) | Bit synchronizing circuit | |
JP4792354B2 (en) | Single bit multiplier circuit with phase adjustment function |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANTEST CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NAKADA, JUICHI;REEL/FRAME:012224/0186 Effective date: 20010920 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: ADVANTEST CORPORATION, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:ADVANTEST CORPORATION;REEL/FRAME:047987/0626 Effective date: 20181112 |