US20020159223A1 - Solid electrolyte capacitor - Google Patents

Solid electrolyte capacitor Download PDF

Info

Publication number
US20020159223A1
US20020159223A1 US10/018,134 US1813402A US2002159223A1 US 20020159223 A1 US20020159223 A1 US 20020159223A1 US 1813402 A US1813402 A US 1813402A US 2002159223 A1 US2002159223 A1 US 2002159223A1
Authority
US
United States
Prior art keywords
electrolytic capacitor
solid electrolytic
amended
layer
valve metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/018,134
Other versions
US6510045B2 (en
Inventor
Yuji Mido
Tetsuhiro Korechika
Suzushi Kimura
Koichi Kojima
Hideki Masumi
Seiji Takagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. reassignment MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KIMURA, SUZUSHI, KOJIMA, KOICHI, KORECHIKA, TETSUHIRO, MASUMI, HIDEKI, MIDO, YUJI, TAKAGI, SEIJI
Publication of US20020159223A1 publication Critical patent/US20020159223A1/en
Application granted granted Critical
Publication of US6510045B2 publication Critical patent/US6510045B2/en
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G9/00Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
    • H01G9/15Solid electrolytic capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G11/00Hybrid capacitors, i.e. capacitors having different positive and negative electrodes; Electric double-layer [EDL] capacitors; Processes for the manufacture thereof or of parts thereof
    • H01G11/22Electrodes
    • H01G11/30Electrodes characterised by their material
    • H01G11/48Conductive polymers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G4/00Fixed capacitors; Processes of their manufacture
    • H01G4/40Structural combinations of fixed capacitors with other electric elements, the structure mainly consisting of a capacitor, e.g. RC combinations
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/13Energy storage using capacitors

Definitions

  • the present invention relates to solid electrolytic capacitors used in a variety of electronic devices, and particularly to those on which semiconductor devices can be directly mounted.
  • a solid electrolytic capacitor of the prior art comprises a dielectric oxide layer formed on a surface of a positive electrode device consisting of a sheet of valve metal such as aluminum or tantalum, a solid electrolyte layer such as functional polymer and manganese dioxide disposed on the oxide layer, and a negative electrode layer disposed on an outer surface of the solid electrolyte layer. All of them are molded entirely thereafter by an outer molding resin, and terminal electrodes are disposed to both ends of the outer molding resin.
  • the above-described solid electrolytic capacitor of the prior art is a one chip type component similar to a resistor and inductance component that is mounted on a circuit board when being used.
  • the present invention is intended to eliminate the above problem of the prior art, and to provide solid electrolytic capacitors that can be directly bump-connected with semiconductor devices, and also has a superior high frequency response.
  • a solid electrolytic capacitor of the present invention comprises:
  • a positive electrode disposed on one side of a sheet of valve metal having a dielectric layer formed on its surfaces as well as surfaces of internal pores;
  • an insulating protective layer provided on their exterior surfaces, at least one surface of this insulating protective layer is provided with a via hole extending to the positive electrode and the negative electrode layer;
  • a connecting bump disposed on the conductor exposed on the insulating protective layer for connection with a seimconductor device, a chip component, and the like.
  • the solid electrolytic capacitor of present invention By using the solid electrolytic capacitor of present invention, a variety of chip components including semiconductor devices can be mounted to the connecting bumps on the surface of the solid electrolytic capacitor, and a scmiconductor device or a circuit having an outstanding high frequency response can be obtained.
  • FIG. 1 is a perspective view of a solid electrolytic capacitor according to an exemplary embodiment of the present invention
  • FIG. 2 is a sectional view of the same
  • FIG. 3 is a sectional view of a sheet of valve metal used for the solid electrolytic capacitor
  • FIG. 4 is a sectional view of the sheet of valve metal having a positive electrode formed on it;
  • FIG. 5 is a sectional view of the sheet of valve metal with resist layers formed on both surfaces thereof;
  • FIG. 6 is asectional view of the sheet of valve metal having via holes formed in it;
  • FIG. 7 is another sectional view with insulating layers formed in the via holes
  • FIG. 8 is a sectional view of the sheet of valve metal with a resist layer removed from one of its surfaces
  • FIG. 9 is a sectional view of the sheet of valve metal having a dielectric oxide laver and a solid electrolyte layer formed thereon;
  • FIG. 10 is a sectional view of the sheet of valve metal having a negative electrode layer formed on it;
  • FIG. 11 is a sectional view of the sheet of valve metal having an insulating protective layer formed on it;
  • FIG. 12 is a sectional view of the sheet of valve metal with conductors formed in the via holes
  • FIG. 13 is a sectional view of the sheet of valve metal with connecting bumps formed on the conductors
  • FIG. 14 is a sectional view of the same with terminals formed on it.
  • FIG. 15 is a sectional view showing another sheet of valve metal.
  • a solid electrolytic capacitor of the present invention will be described hereinafter with reference to FIG. 1 through FIG. 15.
  • FIG. 1 is a perspective view of a solid electrolytic capacitor according to one exemplary embodiment of this invention
  • FIG. 2 is a sectional view of the same solid electrolytic capacitor.
  • sheet 1 of valve metal such as aluminum foil or sintered body of valve metal powder such as tantalum, of which one surface is etched, is provided with positive electrode 2 on that surface. If the sheet is made of aluminum foil, an unetched surface of it may be used as the positive electrode 2 , or another metal layer composed of gold, copper, nickel, and the like may be formed on it If the sheet is sintered body of valve metal powder, one surface of the sintered body, on which a dielectric layer is not formed, may be used as is. Or, a metal layer of gold, copper, nickel, tantalum, and the like may be formed by such a method as sputtering, vacuum deposition, and the like.
  • the sheet 1 is anodized to form dielectric layer 3 on surfaces of the sheet as well as surfaces of internal pores, with an exception of the positive electrode 2 .
  • Solid electrolyte layer 4 is also formed on die dielectric layer 3 .
  • the solid electrolyte layer 4 can be formed by such means as chemical polymerization and electrolytic polymerization of electro-conductive polymer such as polypyrrole, polythiophene, and the like, or by forming a manganese dioxide layer by impregnating the sheet with manganese nitrate solution, followed by thermal decomposition.
  • Negative electrode layer 5 is formed on the solid electrolyte layer 4 .
  • the negative electrode layer 5 may be formed by bonding a metallic foil such as copper, or by coating electrically conductive paste on the solid electrolyte layer 4 .
  • Insulating protective layer 6 for covering them entirely is formed by such means as molding, coating, and dipping using epoxy resin, for instance, or the like.
  • Via holes 7 are provided in one side of the insulating protective layer 6 on the positive electrode 2 , and via holes 8 are provided through the insulating protective layer 6 , positive electrode 2 , valve metal sheet 1 , dielectric layer 3 , and solid electrolyte layer 4 .
  • the via holes 7 and 8 are formed by laser beam irradiation, etching, punching, or the like process.
  • Insulating layer 9 is formed on every inner wall of the via holes 8 .
  • Conductors 10 are formed in the via holes 7 and 8 by copper plating or the like. The conductors 10 in the via holes 7 and the conductors 10 in the via holes 8 are electrically connected to the positive electrode 2 and the negative electrode layer 5 respectively.
  • connecting bumps 11 formed of solder, gold, tin, silver, and the like on top of the conductors 10 on a surface of the sheet.
  • a number of the connecting bumps 11 to be formed and their pitches are the same as the number and pitch of connecting bumps of a semiconductor device to be mounted afterward, or the former number may be larger than the latter number.
  • the reason of forming the larger number of connecting bumps 11 than that of the connecting bumps of the semiconductor device is to make it possible to mount chip components such as chip resistors, chip ceramic capacitors, as well as chip inductors and the like between the remaining connecting bumps 11 , after the semiconductor device is mounted.
  • terminals 12 and 13 connected respectively with the positive electrode 2 and the negative electrode layer 5 are formed on side surfaces and a bottom surface of the insulating protective layer 6 .
  • a semiconductor device produced in this manner by mounting a semiconductor and the like device directly on one surface of the solid electrolytic capacitor eliminates a pattern of wiring conductors on a circuit board, and thereby substantially improves the high frequency response of the semiconductor device.
  • an electrostatic capacity of the solid electrolytic capacitor can be increased when sintered body of valve metal powder such as tantalum is used as the sheet 1 .
  • the positive electrode 2 if one surface of the aluminum foil or sintered body of valve metal powder is used as positive electrode 2 , another metal layer is not needed to serve as the positive electrode 2 . This reduces the component parts and improves efficiency in production, thereby giving it an advantageous in terms of cost. However, it is preferable to form a metal layer of such as gold, copper, nickel and the like for use as the positive electrode 2 on a surface of the sheet 1 in order to improve a connection reliability between the conductors 10 formed in the via holes 7 and 8 and the positive electrode 2 .
  • a metal layer of such as gold, copper, nickel and the like for use as the positive electrode 2 on a surface of the sheet 1 in order to improve a connection reliability between the conductors 10 formed in the via holes 7 and 8 and the positive electrode 2 .
  • electro-conductive polymer such as polypyrrole and polythiophene as the solid electrolyte layer 4 makes it possible to obtain a solid electrolytic capacitor of low impedance, i.e., the solid electrolytic capacitor with outstanding high frequency response.
  • the connecting bumps 11 may be formed on both surfaces of the sheet 1 .
  • the via holes 7 and 8 are so provided that they reach the negative electrode layer 5 and the positive electrode 2 respectively, each of the via holes 8 are provided with insulating layer 9 , and conductors 10 are formed in them by plating.
  • the above structure provides a solid electrolytic capacitor with connecting bumps 11 on both surfaces.
  • the terminals 12 and 13 are not always necessary.
  • the connecting bumps 11 can be used as substitutes for the terminals 12 and 13 . Further, it is also possible to use a semiconductor device and chip component mounted on the connecting bumps 11 as substitutes for the terminals.
  • FIG. 3 through FIG. 14 one example of a method of manufacturing solid electrolytic capacitors of the present invention will be described hereinafter.
  • an aluminum foil of which one surface is etched, is prepared as the sheet 1 , as shown in FIG. 3.
  • This aluminum foil can be obtained readily by masking one of the foil surfaces and subjecting it to etching process.
  • positive electrode 2 consisting of copper is formed on unetched surface of the sheet 1 , as shown in FIG. 4.
  • This positive electrode 2 can be formed by sputtering, vacuum deposition, or bonding a copper foil.
  • resist layer 14 of photoresist or masking tape having a resistance to chemicals is formed on both surfaces as shown in FIG. 5.
  • resist layer 14 is cured, a required number of via holes 8 are formed by punching in required places, as shown in FIG. 6.
  • insulating layers 9 are formed on inner walls of the via holes 8 by an electrodeposition of resin, as shown in FIG. 7.
  • resist layer 14 on a surface opposite the positive electrode 2 is stripped off or removed by dissolving, to expose die surface of the porous sheet 1 , as shown in FIG. 8. It is then anodized in anodizing solution to form dielectric layer 3 on the surface of the sheet as well as surfaces of internal pores, as shown in FIG. 9.
  • the sheet with the oxidized dielectric layer 3 formed thereon is immersed in solution containing pyrrole, and successively into another solution of oxidizer, to form a thin polypyrrole layer on the dielectric layer 3 by chemical oxidatation polymerization.
  • the sheet having the polypyrrole layer formed is immersed in the solution containing pyrrole, and electrolytic polymerization is carried out as the polypyrrole layer and an electrode in the solution as being positive and negative respectively. This produces another polypyrrole layer of sufficient thickness on the polypyrrole layer described above, to form the solid electrolyte layer 4 .
  • resin sheet 15 having negative electrode layer 5 of copper formed on one of its surfaces is bonded in such a manner that this metal negative electrode layer 5 is electrically in contact with the solid electrolyte layer 4 , as shown in FIG. 10.
  • via holes 7 are formed in predetermined locations at the side adjoining the positive electrode 2 , as shown in FIG. 11.
  • insulating protective layer 6 consisting of epoxy resin or the like is formed on it, including a side surface, wide openings being in communication to the surface of the positive electrode 2 .
  • Conductors 10 are then formed in the via holes 7 and 8 , and in the openings by plating copper or the like on their inner surfaces, as shown in FIG. 12. In this process, the conductors 10 in the via holes 7 and the conductors 10 in the via holes 8 are so formed that they are electrically in contact with the positive electrode 2 and the negative electrode layer 5 respectively.
  • connecting bumps 11 are formed with solder, gold, tin, or silver on the conductors 10 exposed above the insulating protective layer 6 , as shown in FIG. 13. Further, terminals 12 and 13 to be connected with the positive electrode 2 and the negative electrode layer 5 respectively are formed on side surfaces and bottom surface, as shown in FIG. 14, to complete the solid electrolytic capacitor.
  • tantalum foil 16 and sintered body of valve metal powder are used for the sheet, as another example, sintered body 17 of tantalum is bonded to one side of the tantalum foil 16 , as shown in FIG. 15, to construct the sheet 1 .
  • a solid electrolytic capacitor is then produced following the same process as in the case of the foregoing embodiment that uses aluminum foil.
  • the solid electrolytic capacitor of the present invention because of the above structure, is able to compose a semiconductor device by connecting a semiconductor directly on a surface of the solid electrolytic capacitor where the connecting bumps are formed. Since this can constitute an electric circuit, or the semiconductor device having considerably superior high frequency response, it can become a useful device in constructing a digital circuit. Accordingly, the solid electrolytic capacitor of this invention is quite suitable for use in a digital circuit that requires a high-speed response.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Electric Double-Layer Capacitors Or The Like (AREA)

Abstract

A solid electrolytic capacitor of the present invention comprises a sheet of valve metal, of which a part constitutes an positive electrode, a dielectric layer formed on a surface of the valve metal, a solid electrolyte layer formed on the dielectric layer, a negative electrode formed on the solid electrolyte layer, and an insulating protective layer for protecting the positive electrode, the dielectric layer, the solid electrolyte layer and the negative electrode. It is further provided with a bump formed on the insulating protective layer and connected to at least one of the positive electrode and the negative electrode. The solid electrolytic capacitor of the present invention is useful to constitute a semiconductor device or a circuit having outstanding high frequency response.

Description

    FIELD OF THE INVENTION
  • The present invention relates to solid electrolytic capacitors used in a variety of electronic devices, and particularly to those on which semiconductor devices can be directly mounted. [0001]
  • BACKGROUND OF THE INVENTION
  • A solid electrolytic capacitor of the prior art comprises a dielectric oxide layer formed on a surface of a positive electrode device consisting of a sheet of valve metal such as aluminum or tantalum, a solid electrolyte layer such as functional polymer and manganese dioxide disposed on the oxide layer, and a negative electrode layer disposed on an outer surface of the solid electrolyte layer. All of them are molded entirely thereafter by an outer molding resin, and terminal electrodes are disposed to both ends of the outer molding resin. [0002]
  • The above-described solid electrolytic capacitor of the prior art is a one chip type component similar to a resistor and inductance component that is mounted on a circuit board when being used. [0003]
  • However, although there has been a demand for electronic components having good high frequency response according to a digitization of circuits in these days, the conventional solid electrolytic capacitors of the above kind that are surface-mounted on a circuit board together with semiconductor devices had a problem that they lower the high frequency response of the circuits. [0004]
  • The present invention is intended to eliminate the above problem of the prior art, and to provide solid electrolytic capacitors that can be directly bump-connected with semiconductor devices, and also has a superior high frequency response. [0005]
  • SUMMARY OF THE INVENTION
  • A solid electrolytic capacitor of the present invention comprises: [0006]
  • a positive electrode disposed on one side of a sheet of valve metal having a dielectric layer formed on its surfaces as well as surfaces of internal pores; [0007]
  • a solid electrolyte layer and a negative electrode layer disposed on the dielectric layer of valve metal; [0008]
  • an insulating protective layer provided on their exterior surfaces, at least one surface of this insulating protective layer is provided with a via hole extending to the positive electrode and the negative electrode layer; [0009]
  • a conductor connected electrically to one of the electrodes but insulated from the other provided in the via hole; and [0010]
  • a connecting bump disposed on the conductor exposed on the insulating protective layer for connection with a seimconductor device, a chip component, and the like. [0011]
  • By using the solid electrolytic capacitor of present invention, a variety of chip components including semiconductor devices can be mounted to the connecting bumps on the surface of the solid electrolytic capacitor, and a scmiconductor device or a circuit having an outstanding high frequency response can be obtained.[0012]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a perspective view of a solid electrolytic capacitor according to an exemplary embodiment of the present invention; [0013]
  • FIG. 2 is a sectional view of the same; [0014]
  • FIG. 3 is a sectional view of a sheet of valve metal used for the solid electrolytic capacitor; [0015]
  • FIG. 4 is a sectional view of the sheet of valve metal having a positive electrode formed on it; [0016]
  • FIG. 5 is a sectional view of the sheet of valve metal with resist layers formed on both surfaces thereof; [0017]
  • FIG. 6 is asectional view of the sheet of valve metal having via holes formed in it; [0018]
  • FIG. 7 is another sectional view with insulating layers formed in the via holes; [0019]
  • FIG. 8 is a sectional view of the sheet of valve metal with a resist layer removed from one of its surfaces; [0020]
  • FIG. 9 is a sectional view of the sheet of valve metal having a dielectric oxide laver and a solid electrolyte layer formed thereon; [0021]
  • FIG. 10 is a sectional view of the sheet of valve metal having a negative electrode layer formed on it; [0022]
  • FIG. 11 is a sectional view of the sheet of valve metal having an insulating protective layer formed on it; [0023]
  • FIG. 12 is a sectional view of the sheet of valve metal with conductors formed in the via holes; [0024]
  • FIG. 13 is a sectional view of the sheet of valve metal with connecting bumps formed on the conductors; [0025]
  • FIG. 14 is a sectional view of the same with terminals formed on it; and [0026]
  • FIG. 15 is a sectional view showing another sheet of valve metal.[0027]
  • THE BEST MODES FOR CARRYING OUT THE INVENTION
  • A solid electrolytic capacitor of the present invention will be described hereinafter with reference to FIG. 1 through FIG. 15. [0028]
  • FIG. 1 is a perspective view of a solid electrolytic capacitor according to one exemplary embodiment of this invention, and FIG. 2 is a sectional view of the same solid electrolytic capacitor. [0029]
  • In FIG. 1 and FIG. 2, [0030] sheet 1 of valve metal such as aluminum foil or sintered body of valve metal powder such as tantalum, of which one surface is etched, is provided with positive electrode 2 on that surface. If the sheet is made of aluminum foil, an unetched surface of it may be used as the positive electrode 2, or another metal layer composed of gold, copper, nickel, and the like may be formed on it If the sheet is sintered body of valve metal powder, one surface of the sintered body, on which a dielectric layer is not formed, may be used as is. Or, a metal layer of gold, copper, nickel, tantalum, and the like may be formed by such a method as sputtering, vacuum deposition, and the like.
  • In addition, the [0031] sheet 1 is anodized to form dielectric layer 3 on surfaces of the sheet as well as surfaces of internal pores, with an exception of the positive electrode 2. Solid electrolyte layer 4 is also formed on die dielectric layer 3. The solid electrolyte layer 4 can be formed by such means as chemical polymerization and electrolytic polymerization of electro-conductive polymer such as polypyrrole, polythiophene, and the like, or by forming a manganese dioxide layer by impregnating the sheet with manganese nitrate solution, followed by thermal decomposition.
  • [0032] Negative electrode layer 5 is formed on the solid electrolyte layer 4. The negative electrode layer 5 may be formed by bonding a metallic foil such as copper, or by coating electrically conductive paste on the solid electrolyte layer 4. Insulating protective layer 6 for covering them entirely is formed by such means as molding, coating, and dipping using epoxy resin, for instance, or the like.
  • Via [0033] holes 7 are provided in one side of the insulating protective layer 6 on the positive electrode 2, and via holes 8 are provided through the insulating protective layer 6, positive electrode 2, valve metal sheet 1, dielectric layer 3, and solid electrolyte layer 4. The via holes 7 and 8 are formed by laser beam irradiation, etching, punching, or the like process.
  • [0034] Insulating layer 9 is formed on every inner wall of the via holes 8. Conductors 10 are formed in the via holes 7 and 8 by copper plating or the like. The conductors 10 in the via holes 7 and the conductors 10 in the via holes 8 are electrically connected to the positive electrode 2 and the negative electrode layer 5 respectively.
  • There are connecting [0035] bumps 11 formed of solder, gold, tin, silver, and the like on top of the conductors 10 on a surface of the sheet. A number of the connecting bumps 11 to be formed and their pitches are the same as the number and pitch of connecting bumps of a semiconductor device to be mounted afterward, or the former number may be larger than the latter number. The reason of forming the larger number of connecting bumps 11 than that of the connecting bumps of the semiconductor device is to make it possible to mount chip components such as chip resistors, chip ceramic capacitors, as well as chip inductors and the like between the remaining connecting bumps 11, after the semiconductor device is mounted.
  • In addition, [0036] terminals 12 and 13 connected respectively with the positive electrode 2 and the negative electrode layer 5 are formed on side surfaces and a bottom surface of the insulating protective layer 6.
  • Thus, a semiconductor device produced in this manner by mounting a semiconductor and the like device directly on one surface of the solid electrolytic capacitor eliminates a pattern of wiring conductors on a circuit board, and thereby substantially improves the high frequency response of the semiconductor device. [0037]
  • Besides, if aluminum foil, one surface of which is etched, is used for the [0038] sheet 1, already established manufacturing facilities, production techniques, and know-how concerning aluminum foil for the aluminum electrolytic capacitors can effectively be used. That is, sheet 1 having the desired etched pits can be obtained readily only if one surface of the aluminum foil is masked and etched, so as to improve productivity of the solid electrolytic capacitors without making new investment on plant.
  • Furthermore, an electrostatic capacity of the solid electrolytic capacitor can be increased when sintered body of valve metal powder such as tantalum is used as the [0039] sheet 1.
  • Moreover, if one surface of the aluminum foil or sintered body of valve metal powder is used as [0040] positive electrode 2, another metal layer is not needed to serve as the positive electrode 2. This reduces the component parts and improves efficiency in production, thereby giving it an advantageous in terms of cost. However, it is preferable to form a metal layer of such as gold, copper, nickel and the like for use as the positive electrode 2 on a surface of the sheet 1 in order to improve a connection reliability between the conductors 10 formed in the via holes 7 and 8 and the positive electrode 2.
  • Also, a use of electro-conductive polymer such as polypyrrole and polythiophene as the [0041] solid electrolyte layer 4 makes it possible to obtain a solid electrolytic capacitor of low impedance, i.e., the solid electrolytic capacitor with outstanding high frequency response.
  • In addition, as the fully established technique, there is a method of forming manganese dioxide for use as the [0042] solid electrolyte layer 4. In the case of forming manganese dioxide, the accumulated technique of the prior art can be applied to produce a dense solid electrolyte layer. It also improves productivity as well as reliability because it is capable of controlling thickness of the solid electrolyte layer 4.
  • In the foregoing embodiment, although an example, in which the connecting [0043] bumps 11 are disposed only to one surface of the insulating protective layer 6 is described, the connecting bumps 11 may be formed on both surfaces of the sheet 1. In this case, the via holes 7 and 8 are so provided that they reach the negative electrode layer 5 and the positive electrode 2 respectively, each of the via holes 8 are provided with insulating layer 9, and conductors 10 are formed in them by plating. The above structure provides a solid electrolytic capacitor with connecting bumps 11 on both surfaces.
  • In addition, although the above-described embodiment is an example having the [0044] terminals 12 and 13 formed thereon, the terminals 12 and 13 are not always necessary. The connecting bumps 11 can be used as substitutes for the terminals 12 and 13. Further, it is also possible to use a semiconductor device and chip component mounted on the connecting bumps 11 as substitutes for the terminals.
  • Referring now to FIG. 3 through FIG. 14, one example of a method of manufacturing solid electrolytic capacitors of the present invention will be described hereinafter. [0045]
  • First, an aluminum foil, of which one surface is etched, is prepared as the [0046] sheet 1, as shown in FIG. 3. This aluminum foil can be obtained readily by masking one of the foil surfaces and subjecting it to etching process.
  • Next, [0047] positive electrode 2 consisting of copper is formed on unetched surface of the sheet 1, as shown in FIG. 4. This positive electrode 2 can be formed by sputtering, vacuum deposition, or bonding a copper foil.
  • Then, resist [0048] layer 14 of photoresist or masking tape having a resistance to chemicals is formed on both surfaces as shown in FIG. 5. After the resist layer 14 is cured, a required number of via holes 8 are formed by punching in required places, as shown in FIG. 6. Thereafter, insulating layers 9 are formed on inner walls of the via holes 8 by an electrodeposition of resin, as shown in FIG. 7.
  • Following the above, resist [0049] layer 14 on a surface opposite the positive electrode 2 is stripped off or removed by dissolving, to expose die surface of the porous sheet 1, as shown in FIG. 8. It is then anodized in anodizing solution to form dielectric layer 3 on the surface of the sheet as well as surfaces of internal pores, as shown in FIG. 9. The sheet with the oxidized dielectric layer 3 formed thereon is immersed in solution containing pyrrole, and successively into another solution of oxidizer, to form a thin polypyrrole layer on the dielectric layer 3 by chemical oxidatation polymerization. The sheet having the polypyrrole layer formed is immersed in the solution containing pyrrole, and electrolytic polymerization is carried out as the polypyrrole layer and an electrode in the solution as being positive and negative respectively. This produces another polypyrrole layer of sufficient thickness on the polypyrrole layer described above, to form the solid electrolyte layer 4.
  • Thereafter, [0050] resin sheet 15 having negative electrode layer 5 of copper formed on one of its surfaces is bonded in such a manner that this metal negative electrode layer 5 is electrically in contact with the solid electrolyte layer 4, as shown in FIG. 10. Subsequently, via holes 7 are formed in predetermined locations at the side adjoining the positive electrode 2, as shown in FIG. 11. At the same time, insulating protective layer 6 consisting of epoxy resin or the like is formed on it, including a side surface, wide openings being in communication to the surface of the positive electrode 2.
  • [0051] Conductors 10 are then formed in the via holes 7 and 8, and in the openings by plating copper or the like on their inner surfaces, as shown in FIG. 12. In this process, the conductors 10 in the via holes 7 and the conductors 10 in the via holes 8 are so formed that they are electrically in contact with the positive electrode 2 and the negative electrode layer 5 respectively.
  • Finally, connecting [0052] bumps 11 are formed with solder, gold, tin, or silver on the conductors 10 exposed above the insulating protective layer 6, as shown in FIG. 13. Further, terminals 12 and 13 to be connected with the positive electrode 2 and the negative electrode layer 5 respectively are formed on side surfaces and bottom surface, as shown in FIG. 14, to complete the solid electrolytic capacitor.
  • In addition, when [0053] tantalum foil 16 and sintered body of valve metal powder are used for the sheet, as another example, sintered body 17 of tantalum is bonded to one side of the tantalum foil 16, as shown in FIG. 15, to construct the sheet 1.
  • A solid electrolytic capacitor is then produced following the same process as in the case of the foregoing embodiment that uses aluminum foil. [0054]
  • The solid electrolytic capacitor of the present invention, because of the above structure, is able to compose a semiconductor device by connecting a semiconductor directly on a surface of the solid electrolytic capacitor where the connecting bumps are formed. Since this can constitute an electric circuit, or the semiconductor device having considerably superior high frequency response, it can become a useful device in constructing a digital circuit. Accordingly, the solid electrolytic capacitor of this invention is quite suitable for use in a digital circuit that requires a high-speed response. [0055]

Claims (15)

What is claimed is:
1. (Amended) A solid electrolytic capacitor comprising:
a porous body of valve metal, parts of said porous body constituting a plurality of positive electrodes;
a dielectric layer formed on a surface of said valve metal;
a solid electrolyte layer formed on said dielectric layer;
a plurality of cathode electrodes formed on said solid electrolyte layer; and
an insulating protective layer for protecting said positive electrodes, said dielectric layer, said solid electrolyte layer, and said cathode electrodes,
wherein said solid electrolytic capacitor has a plurality of bumps formed on said insulating protective layer, and connected to at least any of said positive electrodes and said cathode electrodes.
2. (Amended) A solid electrolytic capacitor of unitary capacitor element structure comprising:
a porous body of valve metal, parts of said porous body constituting a plurality of positive electrodes;
a dielectric layer formed on a surface of said valve metal;
a solid electrolyte layer formed on said dielectric layer;
a plurality of negative electrodes formed on said solid electrolyte layer; and
an insulating protective layer for protecting said positive electrodes, said dielectric layer, said solid electrolyte layer, and said negative electrodes,
wherein said solid electrolytic capacitor has a plurality of bumps formed on said insulating protective layer, and connected to at least any of said positive electrodes and said negative electrodes.
3. (Amended) A solid electrolytic capacitor comprising:
an positive electrode disposed on one surface of a porous sheet of valve metal having oxidized dielectric layer formed on a surface thereof as well as on surfaces of internal holes;
a solid electrolyte layer and a negative electrode layer disposed on another surface of said porous sheet of valve metal;
an insulating protective layer provided on an exterior surface of said positive electrode and said negative electrode;
via holes provided in at least one of surfaces of said insulating protective layer, each of said via holes extending to one of said positive electrode and said negative electrode layer;
conductors provided in said via holes, said conductors electrically connected to any of said electrodes individually but insulated from the other electrodes; and
connecting bumps disposed on exposed surfaces of said conductors.
4. (Amended) The solid electrolytic capacitor according to any one of claim 1 through claim 3, wherein said porous body of valve metal is of a sheet form.
5. (Amended) The solid electrolytic capacitor according to any one of claim 1 through claim 3, wherein the connections between any of said positive electrodes and said negative electrodes and said bumps are made through conductors formed in via holes formed in any of said porous body of valve metal and said insulating protective layer.
6. (Amended) The solid electrolytic capacitor according to any one of claim 1 through claim 3, wherein said porous body of valve metal is a sintered body of valve metal powder.
7. (Amended) The solid electrolytic capacitor according to claim 6, wherein parts of said sintered body where said dielectric layer is not formed constitute said positive electrodes.
8. (Amended) The solid electrolytic capacitor according to claim 7 further comprising a metal layer formed on said positive electrodes.
9. (Amended) The solid electrolytic capacitor according to any one of claim 1 through claim 3, wherein said porous body of valve metal is an aluminum foil of which one surface is etched.
10. (Amended) The solid electrolytic capacitor according to claim 9, wherein an unetched surface of said aluminum foil constitutes said positive electrodes.
11. (Amended) The solid electrolytic capacitor according to claim 10 further comparing a metal layer formed on said unetched surface of said aluminum foil.
12. (Amended) The solid electrolytic capacitor according to any one of claim 1 through claim 3, wherein said solid electrolyte is an electro-conductive polymer.
13. (Amended) The solid electrolytic capacitor according to claim 1, wherein said solid electrolyte is manganese dioxide.
14. (Amended) The solid electrolytic capacitor according to any one of claim 1 through claim 3, wherein a number of said bumps is larger than a number of connecting bumps of a semiconductor device to be connected to said solid electrolytic capacitor.
15. (Amended) The solid electrolytic capacitor according to any one of claim 1 through claim 3, wherein a plurality of solid electrolytic capacitors are formed on one said porous body of valve metal.
US10/018,134 2000-04-20 2001-04-19 Solid electrolyte capacitor Expired - Lifetime US6510045B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2000-118989 2000-04-20
JP2000118989A JP4479050B2 (en) 2000-04-20 2000-04-20 Solid electrolytic capacitor
PCT/JP2001/003341 WO2001082319A1 (en) 2000-04-20 2001-04-19 Solid electrolyte capacitor

Publications (2)

Publication Number Publication Date
US20020159223A1 true US20020159223A1 (en) 2002-10-31
US6510045B2 US6510045B2 (en) 2003-01-21

Family

ID=18630040

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/018,134 Expired - Lifetime US6510045B2 (en) 2000-04-20 2001-04-19 Solid electrolyte capacitor

Country Status (5)

Country Link
US (1) US6510045B2 (en)
EP (1) EP1204125A4 (en)
JP (1) JP4479050B2 (en)
CN (1) CN100369167C (en)
WO (1) WO2001082319A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060120014A1 (en) * 2004-11-16 2006-06-08 Nec Toppan Circuit Solutions, Inc. Sheet-shaped capacitor and method for manufacture thereof
US20080266756A1 (en) * 2007-04-27 2008-10-30 Sanyo Electric Co., Ltd. Solid electrolytic capacitor and method of manufacturing the same
US20130092427A1 (en) * 2011-10-14 2013-04-18 Hon Hai Precision Industry Co., Ltd. Printed circuit board capable of limiting electromagnetic interference
CN104749229A (en) * 2013-12-26 2015-07-01 绿点高新科技股份有限公司 Electrochemical sensing test piece, manufacturing method thereof and manufacturing method of electrode layer thereof
US20220392705A1 (en) * 2017-05-15 2022-12-08 KYOCERA AVX Components Corporation Multilayer Capacitor and Circuit Board Containing the Same

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4432207B2 (en) * 2000-05-25 2010-03-17 パナソニック株式会社 Capacitor
JP2002299161A (en) * 2001-03-29 2002-10-11 Matsushita Electric Ind Co Ltd Composite electronic component
US6756628B2 (en) * 2001-05-30 2004-06-29 Matsushita Electric Industrial Co., Ltd. Capacitor sheet with built in capacitors
JP4604403B2 (en) * 2001-06-25 2011-01-05 パナソニック株式会社 Manufacturing method of solid electrolytic capacitor
CN100339918C (en) * 2001-07-17 2007-09-26 松下电器产业株式会社 Method for producing solid electrolytic capacitor
US6678149B2 (en) * 2002-03-28 2004-01-13 Matsushita Electric Industrial Co., Ltd. Solid electrolytic capacitor and method of manufacturing the capacitor
TWI221621B (en) 2002-06-18 2004-10-01 Tdk Corp Solid electrolytic capacitor and a production method therefor
TWI221302B (en) 2002-06-18 2004-09-21 Tdk Corp Solid electrolytic capacitor and a production method therefor
TWI221620B (en) 2002-06-18 2004-10-01 Tdk Corp Solid electrolytic capacitor, board having embedded solid-state electrolytic capacitor and manufacturing method of the same
JP4019837B2 (en) * 2002-07-19 2007-12-12 松下電器産業株式会社 Solid electrolytic capacitor and manufacturing method thereof
JP4214763B2 (en) 2002-11-11 2009-01-28 パナソニック株式会社 Solid electrolytic capacitor
JP4072677B2 (en) * 2003-01-15 2008-04-09 セイコーエプソン株式会社 Semiconductor chip, semiconductor wafer, semiconductor device and manufacturing method thereof, circuit board, and electronic equipment
US7365963B2 (en) 2003-03-17 2008-04-29 Tdk Corporation Capacitor element, solid electrolytic capacitor, processes for their production and capacitor element combination
JP4354227B2 (en) 2003-07-23 2009-10-28 Tdk株式会社 Solid electrolytic capacitor
JP2005079463A (en) * 2003-09-02 2005-03-24 Nec Tokin Corp Laminated solid electrolytic capacitor and laminated transmission line element
US6870728B1 (en) 2004-01-29 2005-03-22 Tdk Corporation Electrolytic capacitor
KR100610462B1 (en) * 2004-02-20 2006-08-08 엔이씨 도낀 가부시끼가이샤 Solid electrolytic capacitor, transmission-line device, method of producing the same, and composite electronic component using the same
JP2006237520A (en) * 2005-02-28 2006-09-07 Nec Tokin Corp Thin-shaped multi-terminal capacitor, and manufacturing method therefor
JP4872365B2 (en) * 2005-05-23 2012-02-08 パナソニック株式会社 Chip type solid electrolytic capacitor
JP5029299B2 (en) * 2007-11-08 2012-09-19 富士通株式会社 Capacitor, semiconductor device including capacitor, and method of manufacturing capacitor
TWI345797B (en) * 2007-12-21 2011-07-21 Ind Tech Res Inst Hybrid capacitor
JP5428471B2 (en) * 2009-03-31 2014-02-26 日本ケミコン株式会社 Solid electrolytic capacitor and manufacturing method thereof
JP5796193B2 (en) * 2010-12-13 2015-10-21 パナソニックIpマネジメント株式会社 Solid electrolytic capacitor
JP5796194B2 (en) * 2010-12-13 2015-10-21 パナソニックIpマネジメント株式会社 Solid electrolytic capacitor
US9013893B2 (en) 2010-12-29 2015-04-21 Industrial Technology Research Institute Embedded capacitor module
TWI405322B (en) 2010-12-29 2013-08-11 Ind Tech Res Inst Embedded capacitive substrate module
TWI483352B (en) 2012-03-12 2015-05-01 Ind Tech Res Inst Solid electrolytic capacitor substrate module and circuit board therewith
US9165873B1 (en) * 2014-07-28 2015-10-20 Texas Instruments Incorporated Semiconductor package having etched foil capacitor integrated into leadframe
CN105743455B (en) * 2016-02-02 2018-10-09 中国振华(集团)新云电子元器件有限责任公司 A kind of distributed constant RLC integrates low-pass filter and its manufacturing method

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4635298B1 (en) 1968-12-21 1971-10-15
JPS5914884B2 (en) * 1975-08-27 1984-04-06 日本電気株式会社 chip capacitor
JPS5845171B2 (en) * 1976-01-30 1983-10-07 日本電気株式会社 Manufacturing method of solid electrolytic capacitor
JP3696341B2 (en) * 1996-08-30 2005-09-14 ローム株式会社 Structure of array type solid electrolytic capacitor and manufacturing method thereof
US6034864A (en) * 1997-11-14 2000-03-07 Murata Manufacturing Co., Ltd. Multilayer capacitor

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060120014A1 (en) * 2004-11-16 2006-06-08 Nec Toppan Circuit Solutions, Inc. Sheet-shaped capacitor and method for manufacture thereof
US7317610B2 (en) * 2004-11-16 2008-01-08 Nec Toppan Circuit Solutions, Inc. Sheet-shaped capacitor and method for manufacture thereof
US20080266756A1 (en) * 2007-04-27 2008-10-30 Sanyo Electric Co., Ltd. Solid electrolytic capacitor and method of manufacturing the same
US7821773B2 (en) * 2007-04-27 2010-10-26 Sanyo Electric Co., Ltd. Solid electrolytic capacitor and method of manufacturing the same
US20130092427A1 (en) * 2011-10-14 2013-04-18 Hon Hai Precision Industry Co., Ltd. Printed circuit board capable of limiting electromagnetic interference
CN104749229A (en) * 2013-12-26 2015-07-01 绿点高新科技股份有限公司 Electrochemical sensing test piece, manufacturing method thereof and manufacturing method of electrode layer thereof
US20220392705A1 (en) * 2017-05-15 2022-12-08 KYOCERA AVX Components Corporation Multilayer Capacitor and Circuit Board Containing the Same

Also Published As

Publication number Publication date
JP4479050B2 (en) 2010-06-09
US6510045B2 (en) 2003-01-21
EP1204125A1 (en) 2002-05-08
JP2001307955A (en) 2001-11-02
EP1204125A4 (en) 2005-11-16
WO2001082319A1 (en) 2001-11-01
CN100369167C (en) 2008-02-13
CN1366687A (en) 2002-08-28

Similar Documents

Publication Publication Date Title
US6510045B2 (en) Solid electrolyte capacitor
US6466430B2 (en) Capacitor
US6917514B2 (en) Electrolytic capacitor and method for manufacturing the same
US6785147B2 (en) Circuit module
US6855177B2 (en) Method for producing solid electrolytic capacitor
US6775125B2 (en) Solid electrolytic capacitor and method of manufacturing the capacitor
EP1310966B1 (en) Composite electronic components
US6794260B2 (en) Method of manufacturing solid-state electrolytic capacitor
JP2002289470A (en) Solid electrolytic capacitor and manufacturing method therefor
JPH0684716A (en) Manufacture of solid electrolytic capacitor
JP4337423B2 (en) Circuit module
JPH0448616A (en) Solid electrolytic capacitor and its manufacture
JP2002299160A (en) Composite electronic component
JP4706115B2 (en) Solid electrolytic capacitor and manufacturing method thereof
JP2002299159A (en) Regulator for power supply
JP2996314B2 (en) Solid electrolytic capacitors
JP2002289471A (en) Solid electrolytic capacitor
JP2002367866A (en) Solid electrolytic capacitor
JPH05291087A (en) Chip-type solid electrolytic capacitor
JPH0684714A (en) Solid electrolytic capacitor
JP2002299162A (en) Regulator for power supply
JPH05267107A (en) Manufacture of solid electrolyte capacitor
JP2002299192A (en) Regulator for power supply
JPH0684715A (en) Solid electrolytic capacitor
JP2002289472A (en) Solid electrolytic capacitor and manufacturing method therefor

Legal Events

Date Code Title Description
AS Assignment

Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MIDO, YUJI;KORECHIKA, TETSUHIRO;KIMURA, SUZUSHI;AND OTHERS;REEL/FRAME:012656/0243

Effective date: 20020124

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12