US20020066948A1 - Circuit board having interconnection ball lands and ball grid array (BGA) package using the circuit board - Google Patents
Circuit board having interconnection ball lands and ball grid array (BGA) package using the circuit board Download PDFInfo
- Publication number
- US20020066948A1 US20020066948A1 US09/955,245 US95524501A US2002066948A1 US 20020066948 A1 US20020066948 A1 US 20020066948A1 US 95524501 A US95524501 A US 95524501A US 2002066948 A1 US2002066948 A1 US 2002066948A1
- Authority
- US
- United States
- Prior art keywords
- ball
- solder
- mounting surface
- connecting portions
- circuit board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
- H05K1/114—Pad being close to via, but not surrounding the via
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09218—Conductive traces
- H05K2201/09281—Layout details of a single conductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Geometry (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
Description
- 1. Field of the Invention
- This invention relates to semiconductor packaging technology and, more particularly, to a BGA (Ball Grid Array) package.
- 2. Description of Related Art
- As higher performance, more reliable, smaller and lighter IC devices are increasingly required, demands for smaller component packages and higher input/output (I/O) pin counts are increasing in the semiconductor packaging industry. The QFP (Quad Flat Package) and the BGA (Ball Grid Array) package offer a large number of I/O pins, as required by modem IC technology. In order to accommodate the increasing number of I/O pins, the QFP technology is forced to an ever finer lead pitch, which results in increasingly thinner, more fragile leads. Accordingly, the BGA package is more proper for a high I/O pin-count requirement while keeping the overall size of the package device smaller, using a far coarser pitch and more-freely-designed interconnections. The BGA package is an area array package that utilizes whole or part of the device footprint for interconnections made of balls composed of a conductive material such as a solder alloy. The BGA package is advantageous in that it can obtain the chip scale or chip size package (CSP) by reducing the package size by more than 30 percent of the normal lead frame plastic package and make the ball pitch less than 1.00 mm.
- In a BGA package, reliability is important, in particular, the reliability of the solder joint, e.g., the joint between the solder ball and the ball land, is critical. When the solder joint is disconnected, electrical path is disconnected, resulting in undesirable device failure. Further, if cracks occur in the solder joint, electrical resistance in the joint increases and thus electrical characteristics of the device cannot be assured. The increase of the resistance in the joint produces an unwanted DC voltage drop in the signal path and may cause a charging delay in RC circuits and noise in system level.
- Several attempts have been made to strengthen the joint between the solder balls and ball lands. One such example is disclosed in U.S. Pat. No. 5,796,163, in which a metal-to-metal annular bond is formed at the joint between the solder ball and the land around the plug of nonconductive material in the center of a via. Such a technology is also disclosed in U.S. Pat. No. 5,875,102, U.S. Pat. No. 5,936,848 and U.S. Pat. No. 5,706,178.
- In U.S. Pat. No. 5,875,102, each via hole has a portion located within a solder pad to increase the routing space of the substrate, and additionally a portion located outside the solder pad to allow outgassing from the via hole. U.S. Pat. No. 5,936,848 discloses a technology using a plug via hole, while U.S. Pat. No. 5,706,178 describes a via hole structure formed within the solder ball land. Additionally, in U.S. Pat. No. 5,872,399, a dimple is formed in the solder ball land, and in U.S. Pat. No. 6,028,366, a groove is formed in the ball land. The purpose of both methods is to increase the joint strength between the solder ball and the ball land.
- However, these conventional methods have not been fully successful in achieving a level of package reliability that is required by recent integrated circuit technology.
- It is, therefore, an object of this invention to improve the package reliability, e.g. the reliability of the joints between solder balls and ball lands.
- It is another object of this invention to prevent cracking from occurring in the joints between the solder balls and the ball lands.
- For the purposes of the present invention, the inventors focus on the fact that the reliability of the BGA package largely depends on the package pad design. After reviewing and analyzing the causes of the cracks in the joints, the inventors discovered that the joint cracks occur in a direction to which a stress is applied. The inventors recognized that when a stress is applied to the joint in an arrow direction as shown in FIG. 2, the circle denoted as ‘A’ in the joint, i.e., the initial stressed portion of the joint is most susceptible to cracking. The stress may be applied, for example, because of a mismatch between the coefficient of thermal expansion (CTE) between the
substrate 12 and thesemiconductor chip 20 during thermal cycling in the reliability test of the package. In the reliability test, the package is subjected to heat and then cooled in room temperature. - According to the present invention, a circuit board has a chip mounting surface in which wiring patterns are formed and a solder ball mounting surface in which a plurality of solder balls are mounted and electrically interconnected to the wiring patterns. The circuit board comprises a plurality of ball lands each directly connected to the respective one of the solder balls; a older ball opening area defined by a solder ball mask generally deposited on the solder ball mounting surface and exposing the ball land from the solder ball mask; a plurality of pattern connecting portions each connected to corresponding one of the ball lands; and conductive wiring patterns linked together with the pattern connecting portions and electrically interconnected to the solder balls. The plurality of pattern connecting portions are arranged toward a center point of the solder ball mounting surface.
- In an aspect of the present invention, a ball grid array package comprises the circuit board having centrally directional solder ball land types. The BGA package is a NSMD (non-solder mask defined) structure in that the size of the ball land is smaller than the ball land opening area.
- These and other features, and advantages, will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings. It is important to point out that the illustrations may not necessarily be drawn to scale, and that there may be other embodiments of this invention which are not specifically illustrated.
- FIG. 1 is a cross sectional view showing a BGA package and a circuit board mounting the BGA package according to one embodiment of the present invention;
- FIG. 2 is a partial enlarged view showing the relationship between the defect in the solder ball joint and the direction of applied stress in the BGA package;
- FIG. 3 is a bottom view of the BGA package showing the solder ball land pattern;
- FIG. 4 is a partial enlarged view of the solder ball land pattern of the BGA package;
- FIGS. 5a and 5 b are a bottom view and a partial enlarged view respectively, of a conventional BGA package for evaluating the reliability of the solder ball joint;
- FIGS. 6a and 6 b are a bottom view and a partial enlarged views respectively, of another prior art BGA package for evaluating the reliability of the solder ball joint;
- FIGS. 7a and 7 b are a bottom view and a partial enlarged view respectively, of still another prior art BGA package for evaluating the reliability of the solder ball joint; and
- FIGS. 8a and 8 b are a bottom view and a partial enlarged view respectively, of the BGA package according to the present invention for evaluating the reliability of the solder ball joint.
- FIG. 1 shows a BGA package and a circuit board on which the BGA package is mounted in accordance with a preferred embodiment of the present invention. The package shown in FIG. 1 is a plastic package that employs over-molding and wire bonding technologies. However, it should be noted that the present invention is not limited to such a plastic package. Those skilled in the art should appreciate that the present invention can be applied to a TAB tape package using polyimide tape and Sn—Pb alloy (e.g., 10 percent of tin and 90 percent of lead) and a metal lid package as well as a ceramic package.
- The
BGA package device 10 includes asubstrate 12, asemiconductor chip 20 andsolder balls 25. Thesubstrate 12 is formed of an organic material, e.g., BT (Bismaleimide-Triazine) resin or epoxy glass (also referred to as ‘FR-4’). On a chip mounting surface of thesubstrate 12 are disposed adie pad 14, a conductive wiring,e.g. metal wiring 16 and asolder mask 19, while the bottom surface or solder ball mounting surface 50 (FIG. 3) of thesubstrate 12 are provided with aninterconnection ball land 18 and thesolder mask 19. Thedie pad 14 and themetal wiring 16 are conductive patterns, e.g., copper patterns, formed by a photolithography technology. When required input and output (I/O) pins are relatively few, the metal wiring (metal pattern) 16 is formed on both sides of thesubstrate 12. In case of high I/O pin counts, themetal pattern 16 may be formed on the inner layer of the substrate as well as on both sides of the substrate. Thesemiconductor chip 20 is attached to thedie pad 14 using aconductive adhesive 22, e.g., a silver filled epoxy or a silver filled glass adhesive. Thesemiconductor chip 14 and themetal wiring 16 are electrically interconnected by a conductive wire, e.g.,metal wire 24. Thewiring pattern 16 on the chip mounting surface may extend to the bottom surface through via holes 28. Heat generated from thechip 20 can be dissipated through thermal via holes 17. Theball land 18 is surrounded by thesolder mask 19. By placing thesolder balls 25 onto the ball land IS and then performing reflow soldering, thesolder balls 25 are soldered to theland 18. At this time, a solder ball joint 27 is formed by the joint, e.g. metal-to-metal, between thesolder ball 25 and theball land 18. Thesemiconductor chip 20 andmetal wiring 16 are protected by an encapsulant such as aplastic resin 26 to form a package body. - The
BGA package 10 is mounted onto a circuit board 30 (for example, a module board consisting of a memory module) by surface mounting the package so that thesolder ball 25 is soldered to theconductive pad 32. The reliability of the solder ball joint 27 is affected by the design of theconductive pad 32. However, the effect of the conductive pad design is less significant than the solder ball land type (i.e., design of ball land and conductive wiring) in view of the semiconductor package. - FIG. 3 is bottom view of a BGA package showing the solder ball mounting surface according to the present invention. The solder ball mounting surface is on the opposite side of the
substrate 12 to the chip mounting surface. The surface of the solderball mounting surface 50 is applied with asolder mask 52 except the ballland opening area 60. The ball lands 62 are provided within the ballland opening area 60. This structure is called Non-Solder Mask Defined (NSMD). The ball lands 62 are connected topattern connecting portions 65. - According to the present invention, the solder ball land type is designed so that the
pattern connecting portions 65 are arranged substantially toward thecenter point 55 of the package. More specifically, the solder ball land type is designed so that thepattern connecting portions 65 lie within a centrally directional area B as shown in FIG. 4. The central direction area B has a shape of an isosceles triangle having a base and two oblique sides. The base is diameter R crossing the center of theball land 62 and substantially perpendicular to a line connecting thecenter 55 of the solderball mounting surface 50 with approximately the center of theball land 62. The oblique sides are two straight lines C1 and C2 respectively connecting both ends of the base to 30 thecenter 55. Thepattern connecting portion 65 is formed as one body, preferably integral, with themetal wiring pattern 66 that electrically interconnects theball land 62 and the via holes 68. It is preferable that the width W of thepattern connecting portion 65 is made smaller than the diameter R of theball land 62. - With the design of the solder ball land as shown in FIGS. 3 and 4, the resistance to stress applied in directions D1, D2, D3 and D4 is increased, and thus the reliability of the solder joint is significantly improved.
- In order to evaluate the reliability of the various solder ball joints, FIGS.5 to 8 show four types of the solder ball land type.
- Type 1 has a pattern as shown in FIG. 5. This type of
solder ball land 70 is arranged in a random fashion with no overall alignment towards the center of the package. The diameter of the ballland opening area 76 is approximately 380 microns, which is smaller than that of theball land 78, i.e. approximately 450 microns, as shown in FIG. 5b. This is called an SMD (Solder Mask Defined) structure. The width of thepattern connecting portion 74 connected to a viahole 72 is 250 microns. - Type 2 is a NSMD structure having a non-directional solder
ball land type 80 as shown in FIGS. 6a and 6 b. The size of theball land 88 is 270 microns, the size of the ballland opening area 86 is 400 microns, and the width of thepattern connecting portion 84 connected to a viahole 82 is 75 microns. - Type 3 is an NSMD structure having a non-directional solder
ball land type 90 as shown in FIGS. 7a and 7 b. The size of theball land 96 is 270 microns, the size of the ballland opening area 98 is 400 microns, and the width of thepattern connecting portion 94 is 250 microns. - Type 4 is an NSMD structure having a solder
ball land type 100 as shown in FIGS. 8a and 8 b. The size of theball land 62 is 270 microns, the size of the ballland opening area 60 is 400 microns, and the width of thepattern connecting portion 65 is 75 microns. - Upon performing thermal cycling from −25° C. to 125° C. to the four types of BGA packages listed above, the cracks in the solder ball joints were found as shown in following table 1. The thermal cycling was performed in a period of 30 minutes, and the BGA package is a multi-chip package where a synchronous DRAM device and an NOR type flash memory is integrated into one chip.
TABLE 1 Cracks in the Solder Ball Joints Number of TC TC TC TC TC TC samples 300 700 1000 1200 1400 1600 Type 1 180 0 0 0 0 2 1 Type 2 180 0 +TC,14/32 Evaluation failed since all patterns failed Type 3 180 0 0 0 0 3 7 Type 4 180 0 0 0 0 0 0 - Comparing the results of types 1, 3 and 4, it is found that the reliability of the solder ball joint in the SMD structure is lower than in the NSMD structure. Further, the results from types 1 and 2 reveal that the width of the pattern connecting part has a great effect on the solder ball joint reliability.
- In the SMD structure, the solder balls are attached onto the flat surface of the solder ball land, and crack occurs in the interfacial surface between the solder ball and the land when a predetermined amount of stress is applied. The crack progresses more speedy after the initial crack. On the other hand, since the joint is formed in a shape so that the solder ball surrounds the ball land, the stress is applied to the land of the NSMD structure on both the side and top surfaces, and therefore the resistance to the stress is greater than in the SMD structure.
- Type 3 is generally an NSMD structure, however it is not different from the SMD structure when viewed from the direction in which the maximum stress is applied to the solder ball joint in that the width of the pattern connecting portion is 250 microns, little different from the size of the ball land—270 microns. Accordingly, by comparing types 1 and 3, it is found that the solder ball joint is more reliable when the width of the pattern connecting portion is smaller.
- For type 2, cracks had occurred in all samples by the completion of TC 700 as shown in table 2 below, thus it is possible to evaluate the exact reliability of the solder ball joint.
- When performing thermal cycling from −25° C. to 125° C. with the packages of the above four types with attached solder balls having a diameter of 0.4 mm, pattern cracks occur as shown below in table 2.
TABLE 2 Pattern Cracks Number of TC TC TC TC TC TC samples 300 700 1000 1200 1400 1600 Type 1 180 0 0 0 0 0 0 Type 2 180 51 129 — — — — Type 3 180 0 0 0 0 0 0 Type 4 180 0 15 21 7 8 8 - <Table 2> Pattern Cracks
- Here, it should be noted that the pattern cracks in type 4 of the present invention were found only in the solder ball land types denoted as
circle 100A in FIG. 8a. Theland pattern 100A does not havepattern connecting portions 65 radially aligned toward substantially the center of the package in contrast to the remainingpatterns 100. - When the solder ball land types 1 and 4 are applied to packages other than the above multi-chip package, solder ball joint cracks occur as shown in below table 3.
TABLE 3 Solder ball joint cracks Number of TC TC TC TC TC TC samples 300 800 1000 1200 1500 1800 Type 1 180 0 1 0 126 — — Type 4 180 0 0 0 0 0 0 - The relationship between the material of the solder ball and the reliability of the solder ball joint is shown in table 4 below. Here, material 1 represents eutectic solder ball having tin and lead in amounts of 63% and 37%, respectively. Material 2 has additional amounts of copper.
TABLE 4 Number of TC TC TC TC TC TC samples 300 800 1000 1200 1500 1800 Material 1 180 0 1 20 — — — Material 2 180 0 0 0 0 2 1 - As shown in table 4, when the copper is added, the solder ball joint is more reliable.
- Although the preferred embodiments of the present invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as described in the accompanying claims.
Claims (16)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2000-0056368A KR100368025B1 (en) | 2000-09-26 | 2000-09-26 | Ciruict board having center-directional package land types and ball grid array package using the circuit board |
KR2000-56368 | 2000-09-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020066948A1 true US20020066948A1 (en) | 2002-06-06 |
US6441493B1 US6441493B1 (en) | 2002-08-27 |
Family
ID=19690411
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/955,245 Expired - Lifetime US6441493B1 (en) | 2000-09-26 | 2001-09-17 | Circuit board having interconnection ball lands and ball grid array (BGA) package using the circuit board |
Country Status (4)
Country | Link |
---|---|
US (1) | US6441493B1 (en) |
JP (1) | JP3851797B2 (en) |
KR (1) | KR100368025B1 (en) |
TW (1) | TW497235B (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030234441A1 (en) * | 2002-06-21 | 2003-12-25 | Delheimer Charles I | Method of mounting a leadless package and structure therefor |
US20050006734A1 (en) * | 2003-07-07 | 2005-01-13 | Fuaida Harun | Bonding pad for a packaged integrated circuit |
US6882041B1 (en) * | 2002-02-05 | 2005-04-19 | Altera Corporation | Thermally enhanced metal capped BGA package |
US20060151879A1 (en) * | 2003-07-14 | 2006-07-13 | Georg Ernst | Electronic component and leadframe for producing the component |
US20070018308A1 (en) * | 2005-04-27 | 2007-01-25 | Albert Schott | Electronic component and electronic configuration |
US7183630B1 (en) * | 2002-04-15 | 2007-02-27 | Amkor Technology, Inc. | Lead frame with plated end leads |
WO2008057598A2 (en) * | 2006-11-08 | 2008-05-15 | Mentor Graphics Corporation | Alternating via fanout patterns |
US20080142956A1 (en) * | 2006-12-19 | 2008-06-19 | Cambou Bertrand F | Stress management in BGA packaging |
US20110169147A1 (en) * | 2010-01-13 | 2011-07-14 | Via Technologies, Inc. | Chip package structure and package substrate |
US20130107483A1 (en) * | 2011-10-31 | 2013-05-02 | Mediatek Singapore Pte. Ltd. | Printed circuit board and electronic apparatus thereof |
US20130119560A1 (en) * | 2008-07-18 | 2013-05-16 | United Test And Assembly Center Ltd. | Packaging structural member |
US20150200337A1 (en) * | 2014-01-14 | 2015-07-16 | Shinko Electric Industries Co., Ltd. | Wiring substrate and semiconductor package |
US10199297B2 (en) * | 2016-12-02 | 2019-02-05 | Semiconductor Manufacturing International (Shanghai) Corporation | Semiconductor structure and fabrication method thereof |
CN113348551A (en) * | 2019-03-30 | 2021-09-03 | 华为技术有限公司 | Chip package, terminal equipment and preparation method |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004214460A (en) * | 2003-01-06 | 2004-07-29 | Sumitomo Electric Ind Ltd | Semiconductor device |
KR100541394B1 (en) | 2003-08-23 | 2006-01-10 | 삼성전자주식회사 | NSMD type substrate for ball grid array package and manufacturing method thereof |
JP3855992B2 (en) * | 2003-12-17 | 2006-12-13 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof, circuit board, and electronic apparatus |
KR100810524B1 (en) * | 2004-12-20 | 2008-03-10 | 가부시키가이샤 무라타 세이사쿠쇼 | Laminated ceramic electronic part and manufacturing method therefor |
US20110100692A1 (en) * | 2009-11-02 | 2011-05-05 | Roden Topacio | Circuit Board with Variable Topography Solder Interconnects |
JP5656462B2 (en) * | 2010-06-14 | 2015-01-21 | パナソニック株式会社 | Surface mount semiconductor package |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5875102A (en) | 1995-12-20 | 1999-02-23 | Intel Corporation | Eclipse via in pad structure |
US5936848A (en) | 1995-12-20 | 1999-08-10 | Intel Corporation | Electronics package that has a substrate with an array of hollow vias and solder balls that are eccentrically located on the vias |
US5796589A (en) | 1995-12-20 | 1998-08-18 | Intel Corporation | Ball grid array integrated circuit package that has vias located within the solder pads of a package |
US5796163A (en) | 1997-05-23 | 1998-08-18 | Amkor Technology, Inc. | Solder ball joint |
JP3037222B2 (en) | 1997-09-11 | 2000-04-24 | 九州日本電気株式会社 | BGA type semiconductor device |
US6268568B1 (en) * | 1999-05-04 | 2001-07-31 | Anam Semiconductor, Inc. | Printed circuit board with oval solder ball lands for BGA semiconductor packages |
-
2000
- 2000-09-26 KR KR10-2000-0056368A patent/KR100368025B1/en active IP Right Grant
-
2001
- 2001-06-21 TW TW90115165A patent/TW497235B/en not_active IP Right Cessation
- 2001-09-17 US US09/955,245 patent/US6441493B1/en not_active Expired - Lifetime
- 2001-09-26 JP JP2001293352A patent/JP3851797B2/en not_active Expired - Fee Related
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6882041B1 (en) * | 2002-02-05 | 2005-04-19 | Altera Corporation | Thermally enhanced metal capped BGA package |
US7183630B1 (en) * | 2002-04-15 | 2007-02-27 | Amkor Technology, Inc. | Lead frame with plated end leads |
US20030234441A1 (en) * | 2002-06-21 | 2003-12-25 | Delheimer Charles I | Method of mounting a leadless package and structure therefor |
US6750084B2 (en) * | 2002-06-21 | 2004-06-15 | Delphi Technologies, Inc. | Method of mounting a leadless package and structure therefor |
US20050006734A1 (en) * | 2003-07-07 | 2005-01-13 | Fuaida Harun | Bonding pad for a packaged integrated circuit |
US7042098B2 (en) * | 2003-07-07 | 2006-05-09 | Freescale Semiconductor,Inc | Bonding pad for a packaged integrated circuit |
US20060231959A1 (en) * | 2003-07-07 | 2006-10-19 | Fuaida Harun | Bonding pad for a packaged integrated circuit |
US20060151879A1 (en) * | 2003-07-14 | 2006-07-13 | Georg Ernst | Electronic component and leadframe for producing the component |
US20070018308A1 (en) * | 2005-04-27 | 2007-01-25 | Albert Schott | Electronic component and electronic configuration |
US20080185181A1 (en) * | 2006-11-08 | 2008-08-07 | Pfeil Charles L | Alternating via fanout patterns |
WO2008057598A3 (en) * | 2006-11-08 | 2008-08-07 | Mentor Graphics Corp | Alternating via fanout patterns |
WO2008057598A2 (en) * | 2006-11-08 | 2008-05-15 | Mentor Graphics Corporation | Alternating via fanout patterns |
US20080142956A1 (en) * | 2006-12-19 | 2008-06-19 | Cambou Bertrand F | Stress management in BGA packaging |
US9142487B2 (en) * | 2008-07-18 | 2015-09-22 | United Test And Assembly Center Ltd. | Packaging structural member |
US9704726B2 (en) * | 2008-07-18 | 2017-07-11 | UTAC Headquarters Pte. Ltd. | Packaging structural member |
US20130119560A1 (en) * | 2008-07-18 | 2013-05-16 | United Test And Assembly Center Ltd. | Packaging structural member |
US20160005629A1 (en) * | 2008-07-18 | 2016-01-07 | UTAC Headquarters Pte. Ltd. | Packaging structural member |
US20110169147A1 (en) * | 2010-01-13 | 2011-07-14 | Via Technologies, Inc. | Chip package structure and package substrate |
US8508024B2 (en) * | 2010-01-13 | 2013-08-13 | Via Technologies, Inc | Chip package structure and package substrate |
US8927878B2 (en) * | 2011-10-31 | 2015-01-06 | Mediatek Singapore Pte. Ltd | Printed circuit board and electronic apparatus thereof |
US20130107483A1 (en) * | 2011-10-31 | 2013-05-02 | Mediatek Singapore Pte. Ltd. | Printed circuit board and electronic apparatus thereof |
US20150200337A1 (en) * | 2014-01-14 | 2015-07-16 | Shinko Electric Industries Co., Ltd. | Wiring substrate and semiconductor package |
US9192049B2 (en) * | 2014-01-14 | 2015-11-17 | Shinko Electric Industries Co., Ltd. | Wiring substrate and semiconductor package |
US10199297B2 (en) * | 2016-12-02 | 2019-02-05 | Semiconductor Manufacturing International (Shanghai) Corporation | Semiconductor structure and fabrication method thereof |
CN113348551A (en) * | 2019-03-30 | 2021-09-03 | 华为技术有限公司 | Chip package, terminal equipment and preparation method |
Also Published As
Publication number | Publication date |
---|---|
JP3851797B2 (en) | 2006-11-29 |
TW497235B (en) | 2002-08-01 |
KR100368025B1 (en) | 2003-01-15 |
US6441493B1 (en) | 2002-08-27 |
JP2002118205A (en) | 2002-04-19 |
KR20020024621A (en) | 2002-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6441493B1 (en) | Circuit board having interconnection ball lands and ball grid array (BGA) package using the circuit board | |
US6734557B2 (en) | Semiconductor device | |
US6659512B1 (en) | Integrated circuit package employing flip-chip technology and method of assembly | |
US5744827A (en) | Three dimensional stack package device having exposed coupling lead portions and vertical interconnection elements | |
US6201302B1 (en) | Semiconductor package having multi-dies | |
US5942795A (en) | Leaded substrate carrier for integrated circuit device and leaded substrate carrier device assembly | |
US7193320B2 (en) | Semiconductor device having a heat spreader exposed from a seal resin | |
US5859474A (en) | Reflow ball grid array assembly | |
US6617695B1 (en) | Semiconductor device and semiconductor module using the same | |
US6479903B2 (en) | Flip chip thermally enhanced ball grid array | |
US6657134B2 (en) | Stacked ball grid array | |
KR100244965B1 (en) | Method for manufacturing printed circuit board(PCB) and ball grid array(BGA) package | |
US20110133327A1 (en) | Semiconductor package of metal post solder-chip connection | |
US20070023910A1 (en) | Dual BGA alloy structure for improved board-level reliability performance | |
US6537850B1 (en) | Method for fabricating semiconductor components with terminal contacts having alternate electrical paths | |
US20020061665A1 (en) | Method and apparatus for vertically stacking and interconnecting ball grid array (BGA) electronic circuit devices | |
US7696618B2 (en) | POP (package-on-package) semiconductor device | |
KR100587081B1 (en) | Semiconductor package with improved thermal emission property | |
US20090129036A1 (en) | Semiconductor device and electronic device | |
US7148569B1 (en) | Pad surface finish for high routing density substrate of BGA packages | |
JP2002270723A (en) | Semiconductor device, semiconductor chip, and mounting board | |
US20240145346A1 (en) | Semiconductor device with through-mold via | |
US7759807B2 (en) | Semiconductor package having structure for warpage prevention | |
US20020043702A1 (en) | Semiconductor package comprising substrate with mounting leads and manufacturing method therefor | |
US20040012094A1 (en) | Flip-chip integrated circuit package and method of assembly |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIM, HYEONG-SEOB;REEL/FRAME:012191/0573 Effective date: 20010906 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |