US20020043719A1 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
US20020043719A1
US20020043719A1 US10/024,011 US2401101A US2002043719A1 US 20020043719 A1 US20020043719 A1 US 20020043719A1 US 2401101 A US2401101 A US 2401101A US 2002043719 A1 US2002043719 A1 US 2002043719A1
Authority
US
United States
Prior art keywords
pads
substrate
chips
input
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/024,011
Other versions
US6452266B1 (en
Inventor
Akihiko Iwaya
Toshio Sugano
Susumu Hatano
Yutaka Kagaya
Masachika Masuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Longitude Licensing Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to US10/024,011 priority Critical patent/US6452266B1/en
Publication of US20020043719A1 publication Critical patent/US20020043719A1/en
Application granted granted Critical
Publication of US6452266B1 publication Critical patent/US6452266B1/en
Assigned to HITACHI, LTD., AKITA ELECTRONICS CO., LTD. reassignment HITACHI, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KAGAYA, YUTAKA, HATANO, SUSUMU, SUGANO, TOSHIO, MASUDA, MASACHIKA, IWAYA, AKIHIKO
Assigned to AKITA ELECTRONICS SYSTEMS CO., LTD. reassignment AKITA ELECTRONICS SYSTEMS CO., LTD. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: AKITA ELECTIONICS, CO., LTD.
Assigned to AKITA ELECTRONICS SYSTEMS CO., LTD. reassignment AKITA ELECTRONICS SYSTEMS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HITACHI, LTD.
Assigned to ELPIDA MOMORY, INC. reassignment ELPIDA MOMORY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AKITA ELECTRONICS SYSTEMS CO., LTD.
Assigned to ELPIDA MEMORY INC. reassignment ELPIDA MEMORY INC. SECURITY AGREEMENT Assignors: PS4 LUXCO S.A.R.L.
Assigned to PS4 LUXCO S.A.R.L. reassignment PS4 LUXCO S.A.R.L. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ELPIDA MEMORY, INC.
Assigned to PS5 LUXCO S.A.R.L. reassignment PS5 LUXCO S.A.R.L. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PS4 LUXCO S.A.R.L.
Assigned to LONGITUDE SEMICONDUCTOR S.A.R.L. reassignment LONGITUDE SEMICONDUCTOR S.A.R.L. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: PS5 LUXCO S.A.R.L.
Assigned to LONGITUDE LICENSING LIMITED reassignment LONGITUDE LICENSING LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LONGITUDE SEMICONDUCTOR S.A.R.L.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0613—Square or rectangular array
    • H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48477—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
    • H01L2224/48478—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
    • H01L2224/48479—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494—Connecting portions
    • H01L2224/4943—Connecting portions the connecting portions being staggered
    • H01L2224/49433—Connecting portions the connecting portions being staggered outside the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009—Pre-treatment of the connector or the bonding area
    • H01L2224/85051—Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85986—Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01055—Cesium [Cs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01057—Lanthanum [La]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10161—Shape being a cuboid with a rectangular active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15158—Shape the die mounting substrate being other than a cuboid
    • H01L2924/15162—Top view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates in general to semiconductor device packaging architectures and, in more particular, to techniques adaptable for effective use in large capacity accommodatable semiconductor devices with a plurality of chips mounted together in a single package structure.
  • the prior known technique as taught by Japanese Patent Laid-Open No. 17099/1999 is directed to a package structure including a rectangular module substrate with four bare chips mounted thereon.
  • the module substrate has a surface on which a linear array of conductive pads is formed at part near or around the central portion along the long sides thereof while letting chip pairs be mounted on the chip surface on the opposite sides of the pad array.
  • Each bare chip is structurally designed to have bonding pads that are aligned in a linear array extending along the center line thereof, wherein these bonding pads and those pads on the module substrate are connected together by use of bonding wires with a resin material deposited to cover the bare chips and bonding wires.
  • the prior art technique suggested from Japanese Patent Laid-Open No. 256474/1998 is such that multiple bare chips are mounted on the top and bottom surfaces of a module substrate, each of which chips has a layout of center pads capable of permitting connection of wires extending from the chip center toward lateral directions, thereby providing a structure that uses bonding wires to electrically connect together bonding pads on each bare chip and the pads on the module substrate.
  • the present invention has been made in view of the need for function assignment to on-substrate/on-chip pads such as the ones stated supra, and a primary object of the invention is to provide a new and improved semiconductor device capable of improving flexibilities of forming a pattern of electrical leads(wirings) used for electrical connection from chips via a substrate up to external terminals, by uniquely arranging the layout of addressing pads of those address signals as commonly used among four chips and also substrate structure and others.
  • the present invention is adaptable for use in a semiconductor device that includes four chips each having on its surface a memory circuit and a plurality of pads including a plurality of address pads for use in inputting address signals of the memory circuit along with a plurality of input/output pads for inputting and outputting input/output data and also having a pair of long sides and a pair of short sides, a substrate supporting thereon the four chips and having on its surface a plurality of pads including address pads and input/output pads as electrically connected to respective ones of the address pads and input/output pads of the four chips, and a plurality of external terminals being electrically connected to the address pads and input/output pads on the substrate and including address terminals and input/output terminals as provided on a bottom surface of the substrate, which device offers specific features which follow.
  • the semiconductor device of this invention is characterized in that the four chips are disposed on the substrate in form of an array of rows and columns, the plurality of address pads of each of the four chips are disposed adjacent to one side of the pair of short sides, the plurality of input/output pads are disposed and spaced apart from one side of the pair of short sides toward the other side of the pair of short sides when compared to the plurality of address pads, one of the pair of short sides of each of the four chips is disposed adjacent to one of the pair of short sides of its neighboring chip to permit the plurality of address pads of each of the four chips are placed at central part on a plane of the substrate, corresponding pads in the plurality of address pads of each of the four chips are commonly connected together to the address terminals of the external terminals, and the plurality of input/output pads of each of the four chips are connected to the input/output terminals of the external terminals independently of one another in units of respective chips. With such an arrangement, it becomes possible to improve the degree of freedom or flexibility in
  • the device in order to further improve the lead wiring flexibility, is featured in that the substrate is of a polygonal shape having a pair of long sides and a pair of short sides, the substrate has a multilayered wiring lead structure with electrical leads of a plurality of layers, the four chips are laid out into a matrix of two rows in a direction along the short sides of the substrate and two columns in a long side direction, address pads of chips laid out in the short side direction of the substrate are electrically connected together by a first lead layer extending in the short side direction of the substrate, and address pads of chips laid out in the long side direction of the substrate are electrically connected together by a second lead layer being different from the first lead layer and extending in the long side direction of the substrate.
  • This first lead layer is an uppermost layer among the plurality of lead layers of the substrate whereas the second lead layer is a lowermost layer among the plurality of lead layers of the substrate, wherein the first lead layer and the second lead layer are electrically connected together by more than one through-hole filled with a conductive material as formed in the substrate; further, the external terminals have lands used for connection of solder balls, the second lead layer is the same in level as the lands of the external terminals, and all of the lands of the external terminals are disposed on a bottom surface of the substrate in an area outside of the second lead layer.
  • the substrate is arranged in form of a rectangular shape, wherein the address terminals of the external terminals are laid out at central part of a pair of long sides of this substrate of rectangular shape, while letting the input/output terminals of the external terminals be disposed at corner portions of the substrate.
  • each chip for purposes of enabling common use or “commonization” of address signals, the pads on each chip are laid out into a linear array along a long side direction of each chip at central part thereof; or alternatively, the pads on each chip are laid out along the pair of long sides of each chip.
  • each chip is mounted on the substrate via a die-bonding material, the pads on each chip are connected by bonding wires to the pads on the substrate, each chip mounted on the substrate and the bonding wires are structurally arranged to be molded by a resin material, and the substrate is provided with a penetration hole for permitting escape of moisture vapor occurring due to thermal processing during solder reflow processes, wherein a step-like surface configuration correcting member made of a dielectric material is disposed at peripheral part of the penetration hole of the substrate while letting the die-bonding material be prevented from being disposed at the periphery of the penetration hole of the substrate.
  • the invention also provides yet another semiconductor device which is featured in that four chips are each such that the input/output pads are of ⁇ 16 input/output bit configuration, corresponding pads in respective plurality of address pads of each of the four chips are connected in common to the address terminals of the external terminals, and the plurality of input/output pads of each of the four chips are connected to said input/output terminals of the external terminals in a way independent per each chip and are thus caused by the four chips to have ⁇ 64 input/output bit configuration.
  • four chips of ⁇ 16 input/output bit configuration to make up the intended package with ⁇ 64 input/output bit configuration.
  • the semiconductor device incorporating the principles of the invention should not be limited only to the memory circuit, and a further semiconductor device may be provided which includes specified circuitry, a chip having on its surface a plurality of pads for use in inputting and outputting respective signals of the circuitry, and a substrate having on its surface a plurality of pads being electrically connected to the pads on the chip respectively, and a plurality of external terminals as electrically connected to the pads on the substrate respectively, characterized in that the pads on the chip and the pads on the substrate are structurally arranged so that they are connected together by bonding wires, that first bonding is performed to the pads on the substrate, and that second bonding is done to the pads on the chip. This may be effective when improving distance margins between chips and bonding wires while suppressing the height of bonding wires.
  • metal balls are preformed at the pads on the chip, and the second bonding is applied to part overlying the metal balls.
  • FIG. 1 is a diagram showing a plan view of a semiconductor device in accordance with an embodiment 1 of the present invention.
  • FIGS. 2A to 2 C are diagrams showing a front view, side view and bottom view of the semiconductor device shown in the embodiment 1 of the invention.
  • FIG. 3 is a cross-sectional view of the semiconductor device of FIG. 1 as taken along line A-A′ in the embodiment 1 of the invention.
  • FIG. 4 is a diagram schematically showing a plan view of a structure including a substrate mounting chips thereon in accordance with the embodiment 1 of this invention (a sealing material is not shown).
  • FIG. 5 is a sectional view of the device of FIG. 4 along line B-B′ in the embodiment 1 of the invention.
  • FIG. 6 is a plan view of an electrical lead pattern at the level of a first layer of the substrate in the embodiment 1 of the invention.
  • FIG. 7 is a plan view of a lead pattern at a second layer level of the substrate in the embodiment 1 of the invention.
  • FIG. 8 is a plan view of a lead pattern at a third layer level of the substrate in the embodiment 1 of the invention.
  • FIG. 9 is a plan view of a lead pattern at a fourth layer level of the substrate in the embodiment 1 of the invention.
  • FIG. 11 is a plan view of the substrate as through-viewed from the upper face thereof to visually reveal the layout of external terminals ( ⁇ 64) in the embodiment 1 of the invention.
  • FIG. 12 is a plan view of the substrate as through-viewed from the upper face thereof to visually reveal the layout of external terminals ( ⁇ 32) in the embodiment 1 of the invention.
  • FIG. 13 is a plan view showing electrical connection state of wires in the embodiment 1 of the invention.
  • FIG. 14 is a plan view showing a connection state of ⁇ 16 input/output bit configuration in the embodiment 1 of the invention.
  • FIG. 15 is a plan view showing a connection state of ⁇ 8 input/output bit configuration in the embodiment 1 of the invention.
  • FIG. 16 is a diagram for use in explaining function assignment of pads on a chip in the embodiment 1 of the invention.
  • FIG. 18 is a schematical function arrangement diagram showing a ⁇ 64 ( ⁇ 16) input/output bit configuration of a package in the embodiment 1 of the invention.
  • FIG. 19 is a schematical function arrangement diagram showing a ⁇ 32 ( ⁇ 8) input/output bit configuration of the package in the embodiment 1 of the invention.
  • FIG. 20 is a schematical plan view diagram showing the connection state of a single wire in the embodiment 1 of the invention.
  • FIG. 21 is a sectional view of the structure shown in FIG. 20 taken along line C-C′ in the embodiment 1 of the invention.
  • FIG. 22 is a flow diagram showing a procedure of package assembly processes in the embodiment 1 of the invention.
  • FIG. 25 is a plan view of a second-layer wiring pattern of a module substrate in the embodiment 1 of the invention.
  • FIG. 26 is a plan view of a third-layer wiring pattern of a module substrate in the embodiment 1 of the invention.
  • FIG. 28 is a diagram showing another modification of the on-substrate pad layout in the embodiment 1 of the invention.
  • FIG. 29 is a diagram showing a further modification of the on-substrate pad layout in the embodiment 1 of the invention.
  • FIG. 31 is a cross-sectional view of the semiconductor device of FIG. 30 as taken along line D-D′ in the embodiment 2 of the invention.
  • FIG. 32 is a diagram schematically showing a plan view of a structure including a substrate mounting chips thereon in accordance with an embodiment 3 of the invention.
  • FIG. 33 is a sectional view of the semiconductor device of FIG. 32 as taken along line E-E′ in the embodiment 3 of the invention.
  • FIGS. 1 to 3 are diagrams for explanation of a general configuration of a semiconductor device in accordance with an embodiment 1 of this invention
  • FIGS. 4 through 12 are diagrams for detailed explanation of the structure of a substrate
  • FIGS. 13 - 19 are diagrams for detailed explanation of wire bonding between pads on chips and pads on the substrate
  • FIGS. 20 - 21 are diagrams for detailed explanation of a wire bonding structure
  • FIG. 22 is a flow diagram for explanation of package assembly process
  • FIGS. 23 - 26 are diagrams for explanation of a memory module
  • FIGS. 27 - 29 are diagrams for explanation of more than one modified examples of the pad layout on the substrate.
  • FIG. 1 is a plan view
  • FIG. 2A is a front view
  • FIG. 2B is a side view
  • FIG. 2C is a bottom view
  • FIG. 3 shows a cross-sectional view as taken along line A-A′ of FIG. 1.
  • the semiconductor device of this embodiment is designed as a surface-mount package of ball grid array (BGA) by way of example, which is constituted from four chips 1 with memory circuitry formed thereon, a substrate 2 mounting thereon these four chips 1 , wires 3 used for connection between pads on this substrate 2 and pads on the chips 1 , solder balls (bump electrodes) 4 as provided on a bottom or back surface of the substrate 2 , a sealing material 5 for use in molding the chips 1 mounted on the substrate 2 and also the wires 3 , and others. As shown in FIG. 1, this package is added with a marking 6 at one corner edge on the surface thereof.
  • BGA ball grid array
  • a respective one of the four chips 1 is arranged so that a memory circuit of synchronous dynamic random access memory (SDRAM), for example, is provided thereon along with a plurality of pads that are provided on a surface for electrical connection to this memory circuit.
  • SDRAM synchronous dynamic random access memory
  • the substrate 2 is designed to have a multilayered lead structure of four layers, each of which is made of a glass epoxy material with a metallic thin film—such as copper (Cu)—coated thereon by way of example, wherein a chip 1 is mounted on its surface with a die-bonding material 7 —such as for example epoxy resin—laid therebetween, and wherein a plurality of pads is provided on the surface, the pads being electrically connected via wires 3 to respective pads on this chip 1 respectively. Respective pads on this surface are electrically connected to lands on the back substrate surface for connection of solder balls, by way of a lead pattern on each layer and through-holes penetrating each layer and being filled with conductive materials. Respective layers of the substrate 2 are with specific function assignment as shown later in FIG. 5. Respective pads on the substrate 2 and others are with function assignment as will be described later in the description in conjunction with FIGS. 6 - 9 and 17 .
  • the wires 3 are formed of metal lines (bonding wires) made of gold (Au) for example, for causing the pads on the substrate 2 to be electrically connected to the pads on each chip 1 .
  • solder balls 4 are external terminals of the package which are made of for example plumbum/stannum (Pb/Sn), wherein a plurality of solder balls 4 being electrically connected to respective lands that are disposed on the back surface of the substrate 2 is provided on the back surface of the substrate 2 .
  • Respective solder balls 4 are with function assignment as will be set forth later in conjunction with FIGS. 11 - 12 .
  • the sealing material 5 is made of a resin material such as epoxy resin for example; this seal material 5 is for covering electrical exposure portions such as the chips 1 mounted on the substrate 2 and the wires 3 for molding, resulting in a BGA surface-mount type package structure.
  • FIG. 4 is a diagram schematically showing a plan view of the substrate 2 with the chips 4 mounted thereon (the seal material 5 is not visible herein), FIG. 5 depicts a cross-sectional view of the structure of FIG. 4 along line B-B′ (cross-section indication is omitted).
  • FIGS. 6 - 9 are plan view diagrams showing lead patterns on respective layers of the substrate 2 , wherein FIG. 6 shows a first layer, FIG. 7 shows a second layer, FIG. 8 shows a third layer, and FIG. 9 shows a fourth layer, respectively.
  • FIG. 10 is a plan view of the substrate 2 as through-viewed from its upper surface
  • FIGS. 11 - 12 are plan view diagrams each showing the layout of solder balls 4 when through-viewed from the upside of the substrate 2 .
  • the substrates of substantially rectangular planar shape (polygon having a pair of long sides and a pair of short sides) has its surface on which four chips 4 of substantially rectangular planar shape are mounted, each of which has a pair of long sides and a pair of short sides, wherein these four chips 1 are disposed into a 2 D matrix (grid-like shape) array of two rows (in a lateral direction along short sides) and two columns in an up/down direction (along long sides).
  • the lower left side be called a first chip 1 a
  • the lower right one be a second chip 1 b
  • the upper right one be a third chip 1 c
  • upper left one be a fourth chip 1 d .
  • each chip 1 is such that a plurality of pads 9 is disposed thereon and organized into an almost linear array extending substantially along the center line in the short-side direction. While a detailed explanation as to the plurality of pads 9 being laid out to have the so-called “center pad layout” structure will be later given (in conjunction with FIGS. 14 - 16 ), they are laid out on one side of a pair of short sides to thereby permit address pads 9 a to be located on the center side on the plane of the substrate 2 , for common-use or “commonization” of an address signal. More specifically, the chips 1 a , 1 b that are disposed on the lower side of the substrate 2 in FIG.
  • FIG. 5 A cross-sectional view along line B-B′ passing through this part of such address pads 9 a is as shown in FIG. 5.
  • the substrate 2 is formed of a four-layer lamination structure, wherein a first layer acting as its uppermost layer is assigned to a signal layer ( 1 ), a second layer is assigned to a ground voltage (VSS) layer of the power supply, a third layer is to a power supply voltage (VDD) layer of the power supply, and a fourth layer serving as the lowermost layer is assigned to a signal layer ( 2 ), respectively.
  • This four-layer lamination structured substrate 2 is such that desired lead wire patterns of respective layers are connected via through-holes 10 filled with conductive materials penetrating respective layers.
  • the top surface and bottom surface of the substrate 2 are covered or coated with resist films 11 for electrical insulation, except for specified portions corresponding to the pads and lands.
  • the first, uppermost layer of this substrate 2 is arranged as shown in FIG. 6. Note here that although in FIG. 6 function assignment indicator markings are added only to the through-holes 10 due to a limitation to available space on the drawing sheet, the pads 9 are the same in function assignment as the through-holes 10 to be connected by an electrical lead pattern.
  • the address signals A 0 -A 13 are the signals that are for use in selecting any given memory cells in a memory array that constitutes the memory circuitry within the chip 1 .
  • the input/output data DQ 0 -DQ 63 are those signals that will be input and output for writing or reading data into or from memory cells during write or read operations.
  • Respective control signals CLK, CKE, ICS, /RAS, /CAS, /WE, DQMB 0 -DQMB 7 are for use in controlling an operation of the memory circuitry.
  • the power supply voltage VDD and ground voltage VSS are supplied for operation of the memory circuit.
  • address-use leads 13 a being connected to the address pads 12 a of respective address signals A 0 -A 13 and addressing through-holes 10 a are made common. Furthermore, address leads 13 a for connection between the address pads 12 a of respective address signals A 0 -A 13 and their corresponding address through-holes 10 a are such that a lead pattern is wired in parallel to lateral directional leads extending in the short-side direction of the substrate 2 —that is, in the rightward/leftward directions in FIG. 6.
  • address pads 12 a of address signals A 1 -A 13 of the other upper lateral adjacent chips 1 c , 1 d are connected by lateral directional leads 13 a with address through-holes 10 a being located at specified portions therealong.
  • addressing through-holes 10 a corresponding to address pads 12 a of the address signals A 0 -A 3 , A 9 -A 10 and A 13 are provided on the right side whereas addressing through-holes 10 a corresponding to address pads 12 a of the address signals A 4 -A 8 , A 11 and A 12 are provided on the left side thereof.
  • address pads 12 a of the address signals A 0 -A 13 of the lower lateral chips 1 a - 1 b are commonly connected together by lateral directional address wiring leads 13 a in a way similar to that of the upper ones.
  • control leads 13 b for use in connecting together the control pads 12 b of respective control signals and their corresponding control through-holes 10 b are designed to have a laterally elongate wiring lead pattern. Additionally the layout of control through-holes 10 b is such that the ones with the same functionality belonging to the upside and downside are provided on the same side of the left side or the right side.
  • input/output pads 12 c of input/output data DQ 0 -DQ 63 are collected together on the peripheral side (upside and downside) in the long-side direction of the substrate 2 .
  • a respective one of those groups of input/output pads 12 c of the input/output data DQ 0 -DQ 15 (lower left side), DQ 16 -DQ 31 (lower right side), DQ 32 -DQ 47 (upper right side), and DQ 48 -DQ 63 (upper left side) is for use with signals corresponding to every chip 1 , which may be separate ones that are provided in parallel independently of one another among the four chips 1 .
  • input/output through-holes 10 c and input/output leads 13 c as connected to respective input/output pads 12 c are also arranged separately.
  • power supply pads 12 d of the power supply voltage VDD and ground potential VSS have no specific regularities in layout, these are disposed on the peripheral side (right side and left side)—namely, outside of the parts-mount area of chip 1 or the like. Power supply through-holes 10 d being connected to these power supply pads 12 d are provided outside of such area. Power supply wiring leads 13 d for use in connecting together the power supply pads 12 d and power supply through-holes 10 d are connected by a lead pattern that is greater in width than those leads for transmission of signals such as input/output data.
  • FIG. 7 An explanation will next be given of the second layer of the substrate 2 with reference to FIG. 7.
  • the second layer is designed to have the so-called “sheet-like solid” lead arrangement with a power supply lead 13 d of the ground potential VSS being sheeted on the layer.
  • the second layer is such that the power supply lead “sheet” 13 d including power-supply through-holes 10 d of the ground potential VSS is coated thereon while letting peripheral portions of the other through-holes be associated with no leads, which include respective through-holes 10 a - 10 c of the power supply voltage VDD, addressing signals A 0 -A 13 , input/output data DQ 0 -DQ 63 , and control signals CLK, CKE, /CS, /RAS, /CAS, /WE, DQMB 0 -DQMB 7 .
  • the third layer of the substrate 2 is as shown in FIG. 8.
  • respective reference characters added to through-holes 10 for indication of the function assignment thereof are the same as those in the first layer.
  • the third layer is arranged to have the so-called sheet-like solid lead arrangement with a power supply lead 13 d of the power supply voltage VDD being spread thereon.
  • the third layer is such that the power supply lead “sheet” 13 d including power-supply through-holes 10 d of the power supply voltage VDD is coated thereon while letting peripheral portions of the other through-holes be associated with no leads, which include respective through-holes 10 a - 10 c of the ground potential VSS, addressing signals A 0 -A 13 , input/output data DQ 0 -DQ 63 , and control signals CLK, CKE, /CS, /RAS, /CAS, /WE, DQMB 0 -DQMB 7 .
  • FIG. 9 the lowermost, fourth layer of the substrate 2 is as shown in FIG. 9. It should be noted that although in FIG. 9 the function assignment symbols are added only to those lands 14 to which solder balls 4 are to be adhered due to a limitation of available space on the drawing sheet, through-holes 10 will be the same in function assignment as the lands 14 as connected by a wiring lead pattern. Respective reference characters are the same in function assignment as those in the first layer stated supra.
  • the fourth layer of the substrate 2 is arranged so that a plurality of lands 14 to which solder balls 4 are to be electrically connected is laid out at the periphery of substrate 2 excluding the center part thereof. More specifically, in order to reduce complexity in resultant wiring lead pattern, the lands 14 are provided and organized into a matrix of eight (8) rows and nine (9) columns, which matrix consists of an upper side sub-matrix and a lower side submatrix each consisting of four (4) rows and nine (9) columns, wherein the rows extend along the short sides of the substrate 2 whereas the columns extend along the long sides thereof, and are provided at the center part into a matrix of 9 rows and 4 columns as divided into a right side 9-row/2-column submatrix and a left side 9-row/2-column submatrix.
  • addressing lands 14 a of address signals A 0 -A 13 corresponding to the upper-and-lower/right-and-left four chips 1 are commonized so that these are collected together at locations on the opposite sides—i.e. on the right side and left side in the long-side direction of the substrate 2 .
  • address leads 13 a for use in connecting together address lands 14 a of respective address signals A 0 -A 13 and their corresponding address through-holes 10 a are designed into the form of longitudinal wiring leads extending in the long-side direction of the substrate 2 —in other words, they are railed to have a lead pattern resembling wave ripples in the up/down direction of FIG. 9. Additionally, the layout of address through-holes 10 a is such that the ones with the same functionality belonging to the upside and downside are provided on the same side of the left side or the right side.
  • those address through-holes 10 a being connected to the remaining address lands 14 a of address signals A 1 -A 3 , A 9 -A 10 , A 13 which are disposed on the right side are also connected by longitudinal address leads 13 a .
  • those address through-holes 10 a being connected to the address lands 14 a of address signals A 4 -A 8 , A 11 -A 12 which are disposed on the left side these are also connected by longitudinal address leads 13 a in the same manner as that on the right side.
  • control signals CLX, CKE, /CS, /RAS, /CAS, /WE, and the like are commonized in the same way as that of the address signals and control lands 14 b are collected together at the opposite sides—i.e. on the right side and left side—in the long-side direction of the substrate 2 .
  • control leads 13 b for use in connecting together the control lands 14 b of respective control signals and their corresponding control through-holes 10 b are organized into the form of a longitudinally elongate lead pattern.
  • control through-holes 10 b is provided on the same side relative to the upper side and the lower side on the other hand, input/output lands 14 c of input/output data DQ 0 -DQ 63 are collected together at corner edge portions on the periphery in the long-side direction of the substrate 2 .
  • These respective lands 14 c of input/output data DQ 0 -DQ 15 (lower left side), DQ 16 -DQ 31 (lower right side), DQ 32 -DQ 47 (upper right side) and DQ 48 -DQ 63 (upper left side) are those signals corresponding to every chip 1 and are provided in parallel independently among the four chips 1 .
  • power supply lands 14 d of the power supply voltage VDD and ground potential VSS have no specific regularities for layout, these are mainly disposed at or near the center part in the short-side direction of the substrate 2 and/or on the opposite sides—the right side and left side—of the center part in the long-side direction or the like.
  • Power supply through-holes 10 d being connected to these power supply lands 14 d are provided at peripheral edge portions in the short-side direction.
  • Power supply wiring leads 13 d for use in connecting together the power supply lands 14 d and power supply through-holes 10 d are connected by a “fat” lead pattern with increased line widths.
  • the substrate 2 of the illustrative embodiment it becomes possible, by commonly using or “commonizing” the address signals A 0 -A 13 of four separate chips 1 as mounted on the substrate 2 , to achieve the intended electrical connection from the first-layer addressing pads 12 a via the laterally extending address leads 13 a and address through-holes 10 a to the fourth-layer longitudinal address leads 13 a and address lands 14 a .
  • control signals CLK, CKE, ICS, /RAS, /CAS, /WE it is also possible, by commonly sharing or “commonizin” the control signals CLK, CKE, ICS, /RAS, /CAS, /WE, to attain the intended electrical connection from the first-layer control pads 12 b via the laterally extending control leads 13 b and control through-holes 10 b to the fourth-layer longitudinal control leads 13 b and control lands 14 b .
  • solder balls 4 are laid out on the bottom or back surface of the substrate 2 , which have functions corresponding to the function assignment of respective lands 14 on the fourth layer, wherein the layout and function assignment are as shown in FIG. 11 and FIG. 12 (each is a diagram as looked at from the upside thereof).
  • FIG. 11 corresponds to a ⁇ 64 input/output bit configuration
  • FIG. 12 corresponds to a ⁇ 32 input/output bit configuration, which will be described later. It would readily occur to those skilled in the art from viewing FIGS.
  • solder balls 4 d of the power supply voltage VDD and ground potential VSS are at certain locations at the center part in the short-side direction of the substrate 2 and also on the both sides, i.e. right side and left side, of the center part thereof and the like.
  • FIG. 13 is a plan view diagram showing a connection state of wires 3 ;
  • FIG. 14 is a plan view showing a connection state of ⁇ 16 input/output bit configuration; and,
  • FIG. 15 is a plan view showing a connection state of ⁇ 8 input/output bit configuration.
  • FIG. 16 is a table indicating the function assignment of pads 9 on chips 1 ; and
  • FIG. 17 indicates function assignments of respective ⁇ 16- and ⁇ 8 -input/output bit configurations of pads 12 on the substrate 2 .
  • FIG. 18 is a function assignment table schematically showing a ⁇ 64 ( ⁇ 16) input/output bit configuration whereas
  • FIG. 19 is a function assignment table schematically showing a ⁇ 32 ( ⁇ 8) input/output bit configuration.
  • wires 3 are substantially alternately bonded for electrical connection from pads 9 on each chip 1 toward the pads 12 that are disposed on the opposite sides—right side and left side—of each chip 1 on the substrate 2 .
  • FIGS. 14 - 15 show ⁇ 16- and ⁇ 8-input/output bit configurations respectively.
  • either one of the ⁇ 16- and ⁇ 8- input/output bit configurations is achievable by use of the same chip 1 while changing coupling of wires 3 therefor.
  • pads 9 on the chip 1 are as shown in FIG. 16. Those pads 9 with pad numbers 1 - 36 added thereto are laid out at the center side in the long-side direction of the substrate 2 whereas those added with pad numbers 37 - 72 are disposed on the peripheral side in the long-side direction of the substrate 2 . As shown in FIGS. 14 - 15 , respective pads 9 on this chip 1 are more precisely such that these are provided along the long-side direction in such a manner as to be slightly shifted in position from the center line in the short-side direction while letting a slight offset be found between the pad numbers 1 - 36 and pad numbers 37 - 72 . Note here that such pad offset layout to one side may be freely modified on a case-by-case basis and that the invention should not be limited only to said example.
  • addressing pads 9 a of the address signals A 0 -A 13 are assigned in the pad numbers 1 - 36 located on the center side in the long-side direction of the substrate 2 .
  • control pads 9 b of the control signal CLK are also assigned in the pad numbers 1 - 36 on the center side in the long-side direction of the substrate 2 .
  • input/output pads 9 c of the input/output data DQO-DQ 15 are assigned in the pad numbers 37 - 72 located on the peripheral side in the long-side direction of the substrate 2 .
  • the input/output data DQ 0 -DQ 15 correspond to the chip 1 a ; the remaining chips 1 b - 1 d correspond to the input/output data DQ 16 -DQ 31 , input/output data DQ 32 -DQ 47 , and input/output data DQ 48 -DQ 63 , respectively.
  • power supplying pads 9 d pertaining to the power supplies (VDD, VSS, VDDI, VSSI, VDDQ, VSSQ, VDDIU, VSSIU) and test/inspection pads 9 e concerning probe-test use power supplies (VBB, VPLT, VPP, VPERI, VDL, VBLR) are assigned without any specific regularities.
  • the pads 9 on the chip 1 also include option-use pads 9 f having a bonding option function, which pads are assigned to the pad numbers 8 (BOP 1 B), 9 (BOP 2 B), and 66 (BOPOB), wherein alteration of connection between these option pads 9 f on the chip 1 and option pads 12 f on the substrate 2 which have bonding-option functionality makes it possible to establish ⁇ 16 or ⁇ 8 input/output bit configuration. Note that in the case of establishment of ⁇ 8 input/output bit configuration, no wire bonding processes are applied to those input/output pads 9 c of DQ 8 -DQ 15 as selected from among the input/output pads 9 c of the input/output data DQO-DQ 15 .
  • FIG. 17 Function assignment of respective pads 12 on the substrate 2 is as shown in FIG. 17. Note here that as FIG. 17 shows assignment corresponding to a single chip ( 1 a ), actually a four-time greater number of pads 12 corresponding to four separate chips 1 are disposed and assigned in a way similar thereto. Those pads 12 of pad numbers 1 - 28 are provided on the right side of the parts- mount area of the chip 1 whereas pads 12 of pad numbers 29 - 57 are on the left side of the parts-mount area of the chip 1 .
  • pads 12 of pad numbers 1 - 13 , 29 - 42 are laid out so that these are located on the center side in the long-side direction of the substrate 2 whereas pads 12 of pad numbers 1428 , 43 - 57 are on the peripheral side in the long-side direction of the substrate 2 .
  • the pad 12 of pad number 1 is designed to have a specified size large enough to permit three, or more or less, wires 3 to be connected thereto;
  • the pads 12 of pad numbers 14 , 28 - 29 , 43 , 57 are each designed to have a size large enough to permit two, or more or less, wires 3 to be tied thereto.
  • addressing pads 12 a of the address signals A 0 -A 13 are assigned in the pad numbers 113 , 29 - 42 located on the center side in the long-side direction of the substrate 2 .
  • control pads 12 b of the control signal CLK (pad number 11 ), CKE (pad number 10 ), ICS (pad number 38 ), /RAS (pad number 39 ), /CAS (pad number 40 ), and /WE (pad number 12 ), DQMU (pad number 41 ), DQML (pad number 42 ) are also assigned in the pad numbers 1 - 13 , 29 - 42 on the center side in the long-side direction of the substrate 2 .
  • input/output pads 12 c of input/output data DQ 0 -DQ 15 are assigned in the pad numbers 37 - 72 as located on the peripheral side in the long-side direction of the substrate 2 .
  • power supply pads 12 d as to the power supplies are assigned with no specific regularities as in the power supply pads 9 d on the chip 1 .
  • the pads 12 on the substrate 2 also include option-use pads 12 f having a bonding option function, which pads are assigned to the pad number 1 (BOP 2 B, BOPLB), wherein alteration of connection between these option pads 12 f on the substrate 2 and option pads 9 f on the chip 1 makes it possible to establish ⁇ 16 or ⁇ 8 input/output bit configuration.
  • the ⁇ 16 input/output configuration is achievable by connecting the option pad 9 f (BOP 2 B) of the pad number 9 on the chip 1 to the option pad 12 f (ground potential VSS) of pad number 1 on the substrate 2 .
  • the ⁇ 8 input/output configuration may be established by connecting the option pad 9 f (BOP 1 B) of the pad number 8 on the chip 1 to the option pad 12 f (ground potential VSS) of pad number 1 on the substrate 2 .
  • DQ 0 -DQ 7 ( ⁇ 8 ) is different between the ⁇ 16 and ⁇ 8 input/output bit configurations, that is, they are in relation of correspondence of DQ 0 ( ⁇ 16)-DQ 0 ( ⁇ 8), DQ 1 - NC (No Connection), DQ 2 - DQ 1 , DQ 3 - NC, DQ 4 - DQ 2 , DQ 5 - NC, DQ 6 - DQ 3 , DQ 7 - NC, DQ 8 - NC, DQ 9 - DQ 4 , DQ 10 - NC, DQ 11 - DQ 5 , DQ 12 - NC, DQ 13 - DQ 6 , DQ 14 - NC, DQ 15 DQ 7 , no wires 3 are connected to the input/output pads 12 c of the pad numbers 15 , 18 , 22 , 25 , 44 , 47 , 51 , 54
  • wires 3 be connected to the control pads 12 b of the pad numbers 41 (DQMU), 42 (DQML) on the substrate 2 in the case of the ⁇ 16 input/output bit configuration; in the case of the ⁇ 8 input/output bit configuration, let wires 3 be connected to the control pad 12 b of the pad number 41 (DQM) on the substrate 2 .
  • FIG. 18 A function arrangement of the resulting package having the four chips 1 of ⁇ 16 ⁇ or ⁇ 8 input/output bit configuration with the wire bonding completed in the way noted above is schematically shown in FIG. 18 ( ⁇ 16-4M: ⁇ 64), FIG. 19 ( ⁇ 8-8M: ⁇ 32).
  • An either one of the illustrative chips is 64-Mbit SDRAM, wherein the package of ⁇ 64 input/output bit configuration is of function assignment of 4M ⁇ 16 whereas the package of ⁇ 32 input/output bit configuration is 8M ⁇ 8 in function assignment.
  • the memory capacity of such package becomes 256 Mbit.
  • the package of ⁇ 64 input/output bit configuration is such that address signals A 0 -A 13 , chip select signal /CS, row address strobe signal /RAS, column address strobe signal /CAS, write enable signal /WE, clock signal CLK, and clock enable signal CKE are input in common to the four separate chips 1 .
  • Data mask signals DQMB 0 -DQMB 7 are supplied in a way such that DQMB 0 (DQMU) and DQMB 1 (DQML) are input to the first chip 1 a , DQMB 2 and DQMB 3 are to the second chip 1 b , DQMB 4 and DQMB 5 are to the third chip 1 c , and DQMB 6 and DQMB 7 are to the fourth chip 1 d , respectively.
  • Input/output data DQ 0 -DQ 64 are such that DQ 0 -DQ 15 are input/output relative to the first chip 1 a , DQ 16 -DQ 31 are to the second chip 1 b , DQ 32 -DQ 47 are to the third chip 1 c , and DQ 48 -DQ 63 are to the fourth chip Id, respectively.
  • An operation of this ⁇ 64input/output bit configuration is such that the internal circuitry of each chip 1 is operation-controlled on the basis of the control signals /CS, /RAS, /CAS, /WE, CLK, CKE, DQMB 0 -DQMB 7 .
  • a row address signal and a column address signal are input to a row decoder and column decoder respectively within each chip 1 so that any given memory cell or cells will be selected in the memory array thereof.
  • data of more than one memory cell thus selected is output from an output buffer via a sense amplifier and input/output bus, which will then be read out as input/output data DQ 0 -DQ 63 in a ⁇ 64input/output bit configuration. Additionally, during writing, input/output data DQ 0 -DQ 63 will be input from an input buffer in the ⁇ 64input/output bit configuration and then written into those memory cells being presently selected.
  • Input/output data DQ 0 -DQ 31 are such that DQ 0 -DQ 7 are input and output to and from the first chip 1 a , DQ 8 -DQ 15 are input/output to/from the second chip 1 b , DQ 16 -DQ 23 are to/from the third chip 1 c , and DQ 24 -DQ 31 are to/from the fourth chip 1 d , respectively.
  • An operation of this ⁇ 32 input/output bit configuration is similar to that of the package of ⁇ 64 input/output bit configuration and is performed in such a way that the internal circuitry of each chip 1 is operation-controlled on the basis of the control signals /CS, /RAS, /CAS, /WE, CLK, CKE, DQMB 0 -DQMB 3 for selection of a given memory cell or cells in the memory array on the basis of address signals A 0 -A 13 .
  • FIG. 20 is a schematical plan view of the coupling state of a single wire 3
  • FIG. 21 is a sectional view as taken along line C-C′ of FIG. 20.
  • FIG. 20 in the package with four separate chips 1 mounted on the substrate 2 , a single wire 3 is tied between a pad 9 on chip 1 and a pad 12 on substrate 2 .
  • FIG. 21 A sectional view of this structure along line C-C′ passing through this portion of wire 3 is shown in FIG. 21.
  • the substrate 2 is provided with solder balls 4 on the back surface thereof, wherein specified portions excluding these solder balls 4 and portions excluding pads 12 on the surface are covered or coated with a resist 11 for electrical insulation.
  • this substrate 2 has a penetration hole 15 for use in forcing moisture vapor to escape outwardly, which vapor can be generated during thermal processing at solder-reflow process steps. This will especially be effective in cases where some problems exist as to the reflow characteristics in combination of members.
  • wire bonding is carried out with the pads 12 on substrate 2 being as a first bond side of wire bonding and with the pads 9 on chips 1 being as a second bond side thereof. This makes it possible to improve the distance margin between such chips 1 and wires 3 . Additionally as the wires 3 are forced to rise up on the first bond side, it is possible to reduce the height of wires 3 from the surface of the substrate 2 .
  • solder ball attachment process adhere or bond solder balls 4 , which will later be used as external terminals, to the back surface of the substrate (at step S 4 ).
  • cutting for separation is applied to a frame of the strip-like substrate 2 to thereby subdivide it into several separate packages (at step S 5 ). Whereby, the intended BGA surface-mount type packages may be completed.
  • FIG. 23 is a diagram showing a plan view of the memory module
  • FIGS. 24 - 26 are plan view diagrams showing wiring lead patterns of respective layer of a module board, wherein FIG. 24 shows a first layer, FIG. 25 shows a second layer, FIG. 26 shows a third layer, respectively.
  • an ensemble of addressing lands 24 a of address signals and controlling lands 24 b of control signals is collectively disposed on the center side in the short-side direction of the module board 21 in a way corresponding to each BGA surface-mount type package 22 , wherein a lead pattern of parallel address wiring leads 25 a and control leads 25 b is led out and formed these respective lands 24 a , 24 b in the long-side direction of the module board 21 .
  • a lead pattern of parallel input/output leads 25 c is arranged in the long-side direction of the module board 21 .
  • through-holes 26 filled with conductive materials for electrical connection through each layer are laid out at those locations similar to the BGA surface-mount type packages 22 , for example.
  • the SODIMM thus arranged as stated above is assembled as a memory module into various types of electrical devices such as for example computers, for use as a main storage unit for storing therein a large amount of data and the like.
  • FIGS. 27 - 29 show only part at which two, upper and lower chips 1 are mounted whereas FIGS. 28 - 29 each show only part whereat a single chip 1 is mounted.
  • FIG. 27 is an example wherein the pads 12 on the substrate 2 are organized into several linear pad array or “columns” in such a manner that a single column is disposed at the center part in the long-side direction of the substrate 2 and that a couple of parallel pad columns is disposed at each of the both side peripheral portions while causing the single column at the center part to be designed so that pads 12 are disposed only at specified periphery in the long-side direction of the substrate 2 .
  • wires 3 will be tied from the pads 9 on the chips 1 to those pads 12 as disposed into two columns at the peripheral portions on the substrate 2 , which will be effective in cases where the address signal transmission leads are substantially the same in lead length as the control signal transfer leads.
  • FIG. 28 is an example wherein the pads 12 on the substrate 2 are organized into four linear pad array or “columns” in such a manner that a couple of parallel pad columns is disposed at each of the both side peripheral portions in the long-side direction of the substrate 2 .
  • wires 3 will be tied from the pads 9 on the chips 1 for address signals and control signals plus input/output data to those pads 12 as disposed into two columns at the peripheral portions on the substrate 2 , which will be effective in cases where no space is present at the center part in the long-side direction of the substrate 2 .
  • FIG. 29 is a modified example of that shown in FIG. 28, which will be effective in case space is available between the upper side and the lower side along the long-side direction of the substrate 2 and also at the upper and lower side edge portions.
  • FIGS. 30 - 31 are drawings for explanation of a semiconductor device which is an embodiment 2 of the present invention.
  • FIG. 30 is a schematical plan view diagram in the state that chips are mounted on a substrate
  • FIG. 31 depicts a cross-sectional view of the structure shown in FIG. 30 as taken along line D-D′.
  • the semiconductor device of the illustrative embodiment is arranged as a BGA surface-mount type package in a way similar to that of said embodiment 1, wherein the former is different from the latter in chip mount structure-that is, this embodiment is designed to employ a specific structure which is such that the chips are mounted on the substrate by use of a face-down structure, wherein the chips and the substrate are flip-chip bonded together by metal balls with a resin material being filled in a space between surfaces of the chips mounted on the substrate and the substrate.
  • the BGA surface-mount type package of this embodiment is generally configured from four chips 31 each with a memory circuit formed thereon, a substrate 32 mounting thereon these four chips 31 , solderer bumps 33 for use in connecting this substrate 32 and chips 31 together, solderer balls 34 provided on the back surface of the substrate 32 , a protective material 35 for protection of surfaces of the chips 31 as mounted on substrate 32 , and others.
  • This structure is substantially the same as said embodiment 1 except that the solderer bumps 33 are bonded to chips 31 in the alternative of bonding pads while providing lands 36 on the substrate 32 due to the fact that the surfaces of chips 31 become the side of the substrate 32 .
  • the embodiment shown herein is also arranged so that four chips 31 each having a substantially rectangular planar shape are mounted on the substrate 32 of a substantially rectangular planar shape in such a manner that these chips are disposed in a matrix of two rows and two columns on the substrate surface, as shown in FIG. 30.
  • This matrix array of these four chips 31 may include an upper pair of chips and a lower chip pair, which are laid out in linear symmetry with respect to the center line extending in the long-side direction of the substrate 32 .
  • solderer bumps 33 are laid out on the surface of each chip 31 in the form of a matrix including a plurality of columns, e.g. four columns. These plurality of solderer bumps 33 are disposed so that address-use solderer bumps 33 a of address signals and controlling solderer bumps 33 b of control signals are placed on the center side in the long-side direction of the substrate 32 for common use or “commonization” of such address signals and control signals.
  • input/output solderer bums 33 c of input/output data are disposed so that they are located on the peripheral side in the long-side direction of the substrate 32 .
  • respective lands 36 on the substrate 32 are arranged similarly to the solderer bumps 33 on the chips 31 in such a manner that addressing lands 36 a of address signals and control lands 36 b of control signals are disposed on the center side in the long-side direction of the substrate 32 whereas input/output lands 36 c of input/output data are laid out on the peripheral side in the long-side direction of the substrate 32 .
  • the BGA surface-mount type package of this embodiment it is possible to obtain similar advantages to those of said embodiment 1 while at the same time enabling the package to decrease in size as compared to said embodiment 1 because of the fact that the solderer bumps 33 of the chips 31 are disposed in the form of a matrix array including a plurality of columns while designing the substrate 32 so that it does not require any space around such chips 31 thereby avoiding the need to appreciably make larger the chips 31 and substrate 32 .
  • the semiconductor device of this embodiment is arranged as a BGA surface-mount type package in the same way as in said embodiment 1 , wherein the former is different from the latter in pad layout on chips—that is, this embodiment is designed to employ the so-called peripheral pad layout structure with on-chip pads disposed along the opposite sides at peripheral portions of neighboring chips.
  • the BGA surface-mount type package of this embodiment is generally configured from four chips 41 each with a memory circuit formed thereon, a substrate 42 mounting thereon these four chips 41 , wires 43 for use in connecting together pads on this substrate 42 and pads on the chips 41 , solderer balls 44 provided on the back surface of the substrate 42 , a sealing material 45 for molding the chips 41 as mounted on substrate 42 and the wires 43 , and the like.
  • This structure is substantially the same as said embodiment 1 except that pads 46 on chips 41 are disposed along the opposite sides in the long-side direction.
  • the embodiment shown herein is also designed so that four chips 41 each having a substantially rectangular planar shape are mounted on the substrate 42 of a substantially rectangular planar shape in such a manner that these chips are disposed in a matrix of two rows and two columns on the substrate surface, as shown in FIG. 32.
  • This matrix array of these four chips 41 includes an upper pair of chips and a lower chip pair, which are laid out in linear symmetry with respect to the center line extending in the long-side direction of the substrate 42 .
  • the plurality of pads 46 are laid out on the surface of each chip 41 along the opposite sides in the long-side direction. These pads 46 are disposed so that address-use solderer bumps 46 a of address signals and controlling pads 46 b of control signals are placed on the center side in the long-side direction of the substrate 42 for common use or “commonization” of such address signals and control signals.
  • input/output pads 46 c of input/output data are disposed so that they are located on the other side along the opposing side on each chip 41 —i.e. on the peripheral side in the long-side direction of the substrate 42 .
  • respective pads 47 on the substrate 42 are arranged similarly to the pads 46 on the chips 41 in such a manner that addressing pads 47 a of address signals and control lands 47 b of control signals are disposed on the center side in the long-side direction of the substrate 42 whereas input/output pads 47 c of input/output data are laid out on the peripheral side in the long-side direction of the substrate 42 .
  • the chips 41 of said peripheral pad layout structure may be modified to have what is called the “mirror chip” wherein the pads 46 as disposed along the opposite sides are inverted in function assignment. This mirror chip will be effective in cases where signal transfer lines are made equal in lead length.
  • said embodiments stated supra are arranged to exemplarily employ the BGA surface-mount type package(s); however, the principal concepts of the invention may also be applied without any significant alteration to other packaging structures with external terminals disposed on the back surface of a substrate, including but not limited to land grid array (LGA), chip size package (CSP), and other similar suitable structures.
  • LGA land grid array
  • CSP chip size package
  • the requisite number of those chips mounted on the substrate should not be limited only to four—in cases where two, three or five or more chips are to be mounted thereon, similar effects and advantages may be obtained by taking into consideration the layout of address signals and control signals plus input/output data in the way discussed in conjunction with said embodiments.
  • circuitry as formed on the chips should not be limited only to the SDRAM, and obviously the invention may also be applied to other memory circuits, including DRAMs, SRAMS, etc.
  • the substrate should not be limited only to the four-layer lamination structure and may alternatively be designed to have a lamination structure of five or more layers; still further, a tape of multilayer structure is employable which includes metal thin-films made of copper (Cu) on a respective one of tape-shaped layers made of resin materials such as polyimide. In the case of this tape substrate used, such substrate may be wound for processing into a reel-like shape at assembly process steps.
  • a tape of multilayer structure which includes metal thin-films made of copper (Cu) on a respective one of tape-shaped layers made of resin materials such as polyimide.
  • the present invention is effectively adaptable for use in memory packages mounting a plurality of chips each with memory circuitry formed thereon, the invention may also be applied to other semiconductor devices such as system LSIs with different types of chips mounted together in combination in a single package, including but not limited to a microprocessor or microcomputer chip and multiple data storage circuit chips operatively associated therewith.
  • the substrate is of a multilayer lamination structure having wiring leads in a plurality of layers while providing a first lead layer extending in the short-side direction of the substrate for electrically separating or insulating between those address pads of certain chips as disposed in the short-side direction of the substrate and also providing a second lead layer different from the first lead layer and extending in the long-side direction of the substrate for electrically insulating between address pads of specified chips as disposed in the long-side direction of the substrate with each layer being electrically connected by more than one through-hole filled with a conductive material, it is possible to dispose on each layer of the substrate a railing pattern of certain wiring leads adjacent ones of which can contact each other in the planar direction resulting in occurrence of interference; accordingly, in combination with said

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Wire Bonding (AREA)

Abstract

A semiconductor device capable of improving the flexibility of designing electrical lead patterns for connection from chips via a substrate to external terminals by appropriately arranging the substrate structure and layout of more than one address signal as commonly shared by four separate chips is disclosed. In a surface mount type package of ball grid array (BGA), four chips 1 are mounted on a substrate 2 in such a manner such these are laid out in the form of an array of two rows and two columns. These four chips 1 are such that regarding the upper side and lower side, these are in linear symmetry with respect to a center line extending in a direction along long side edges of the substrate 2. Each chip 1 has a plurality of pads 9 which are disposed thereon into an almost linear array substantially along the center line in the direction of short side edges, which pads include addressing pads 9 a that are located on the side of central part on a specified plane of the substrate 2, and control-use pads 9 b of control signals that are also placed on the center side of the substrate 2. The pad array also includes input/output pads 9 c that are disposed so that these are on the peripheral side on the surface of substrate 2.

Description

    FIELD OF THE INVENTION
  • The present invention relates in general to semiconductor device packaging architectures and, in more particular, to techniques adaptable for effective use in large capacity accommodatable semiconductor devices with a plurality of chips mounted together in a single package structure. [0001]
    • BACKGROUND OF THE INVENTION
  • Investigation made by the inventors as named herein has revealed that currently available techniques for achieving increased storage capacities in modern memory package structures with multiple chips mound together in a single package may include, but not limited to, a scheme for stacking or laminating a plurality of chips in a direction along the thickness of a package, and a scheme for disposing a plurality of chips in a direction along a plane. Examples of the latter scheme are disclosed, for example, in Japanese Patent Laid-Open Nos. 17099/1999 and 256474/1998, wherein the techniques as taught by these Japanese printed publications are generally arranged as will be set forth below. [0002]
  • The prior known technique as taught by Japanese Patent Laid-Open No. 17099/1999 is directed to a package structure including a rectangular module substrate with four bare chips mounted thereon. The module substrate has a surface on which a linear array of conductive pads is formed at part near or around the central portion along the long sides thereof while letting chip pairs be mounted on the chip surface on the opposite sides of the pad array. Each bare chip is structurally designed to have bonding pads that are aligned in a linear array extending along the center line thereof, wherein these bonding pads and those pads on the module substrate are connected together by use of bonding wires with a resin material deposited to cover the bare chips and bonding wires. [0003]
  • The prior art technique suggested from Japanese Patent Laid-Open No. 256474/1998 is such that multiple bare chips are mounted on the top and bottom surfaces of a module substrate, each of which chips has a layout of center pads capable of permitting connection of wires extending from the chip center toward lateral directions, thereby providing a structure that uses bonding wires to electrically connect together bonding pads on each bare chip and the pads on the module substrate. [0004]
    • SUMMARY OF THE INVENTION
  • After consideration given to the above-identified Japanese documents, the inventors wish to make the following observations about the prior art approaches as taught thereby. [0005]
  • The prior art technique of Japanese Patent Laid-Open No. 17099/1999 is based on the fact that addressing terminals are useable in common among four separate chips while simultaneously enabling common use or “commonization” of control terminals including write-enable terminals and chip-enable terminals and the like, for disposing those on-substrate pads to be connected to these commonly useable or “commnizeable” terminals in the form of a linear array at a location in close proximity to the central part on the substrate, wherein this prior art fails to involve any specific teachings about how function assignment is done to respective on-substrate pads and to respective on-chip pads. [0006]
  • The prior art of Japanese Patent Laid-Open No. 256474/1998 is inherently designed so that on-substrate chips coupled to common signals among a plurality of chips—such as address signals, control signals, power supply, or the like—are provided on the substrate in areas lying between adjacent ones of the chips mounted thereon to thereby provide connectivity of two bonding wires from both chips to these interchip pads, wherein this prior art is not stated about any exact schemes for assigning functions to respective on-substrate pads and also to on-chip pads. [0007]
  • The present invention has been made in view of the need for function assignment to on-substrate/on-chip pads such as the ones stated supra, and a primary object of the invention is to provide a new and improved semiconductor device capable of improving flexibilities of forming a pattern of electrical leads(wirings) used for electrical connection from chips via a substrate up to external terminals, by uniquely arranging the layout of addressing pads of those address signals as commonly used among four chips and also substrate structure and others. [0008]
  • The said and other objects, features and advantages of this invention will be apparent from the following more particular description of preferred embodiments of the invention, as illustrated in the accompanying drawings. [0009]
  • A brief summary of some representative ones of the inventions as disclosed herein will be explained below. [0010]
  • The present invention is adaptable for use in a semiconductor device that includes four chips each having on its surface a memory circuit and a plurality of pads including a plurality of address pads for use in inputting address signals of the memory circuit along with a plurality of input/output pads for inputting and outputting input/output data and also having a pair of long sides and a pair of short sides, a substrate supporting thereon the four chips and having on its surface a plurality of pads including address pads and input/output pads as electrically connected to respective ones of the address pads and input/output pads of the four chips, and a plurality of external terminals being electrically connected to the address pads and input/output pads on the substrate and including address terminals and input/output terminals as provided on a bottom surface of the substrate, which device offers specific features which follow. [0011]
  • More specifically the semiconductor device of this invention is characterized in that the four chips are disposed on the substrate in form of an array of rows and columns, the plurality of address pads of each of the four chips are disposed adjacent to one side of the pair of short sides, the plurality of input/output pads are disposed and spaced apart from one side of the pair of short sides toward the other side of the pair of short sides when compared to the plurality of address pads, one of the pair of short sides of each of the four chips is disposed adjacent to one of the pair of short sides of its neighboring chip to permit the plurality of address pads of each of the four chips are placed at central part on a plane of the substrate, corresponding pads in the plurality of address pads of each of the four chips are commonly connected together to the address terminals of the external terminals, and the plurality of input/output pads of each of the four chips are connected to the input/output terminals of the external terminals independently of one another in units of respective chips. With such an arrangement, it becomes possible to improve the degree of freedom or flexibility in arranging electrical wiring leads in connection between the pads on each chip and the external terminals. [0012]
  • In this arrangement, in order to further improve the lead wiring flexibility, the device is featured in that the substrate is of a polygonal shape having a pair of long sides and a pair of short sides, the substrate has a multilayered wiring lead structure with electrical leads of a plurality of layers, the four chips are laid out into a matrix of two rows in a direction along the short sides of the substrate and two columns in a long side direction, address pads of chips laid out in the short side direction of the substrate are electrically connected together by a first lead layer extending in the short side direction of the substrate, and address pads of chips laid out in the long side direction of the substrate are electrically connected together by a second lead layer being different from the first lead layer and extending in the long side direction of the substrate. This first lead layer is an uppermost layer among the plurality of lead layers of the substrate whereas the second lead layer is a lowermost layer among the plurality of lead layers of the substrate, wherein the first lead layer and the second lead layer are electrically connected together by more than one through-hole filled with a conductive material as formed in the substrate; further, the external terminals have lands used for connection of solder balls, the second lead layer is the same in level as the lands of the external terminals, and all of the lands of the external terminals are disposed on a bottom surface of the substrate in an area outside of the second lead layer. [0013]
  • Furthermore, in regard to the layout of the external terminals at the substrate, in order to create modules, the substrate is arranged in form of a rectangular shape, wherein the address terminals of the external terminals are laid out at central part of a pair of long sides of this substrate of rectangular shape, while letting the input/output terminals of the external terminals be disposed at corner portions of the substrate. Moreover, more than one control pad for use in inputting a control signal of the memory circuit is further provided on each chip, one of each pair of short sides of the four chips is disposed adjacent to a corresponding one of its neighboring chip to permit each control pad on each chip to be placed on a center side on the plane of the substrate, each control pad is commonized and connected to a control terminal of the external terminals, and the control terminal is disposed at central part of a long side of the substrate. [0014]
  • In addition, regarding each chip, for purposes of enabling common use or “commonization” of address signals, the pads on each chip are laid out into a linear array along a long side direction of each chip at central part thereof; or alternatively, the pads on each chip are laid out along the pair of long sides of each chip. [0015]
  • In addition, regarding the pads on the substrate, for purposes-of readily performing wire bonding, the pads on each chip are disposed along outside of the pair of long sides of each chip. [0016]
  • With regard to practically implementable package structure, each chip is mounted on the substrate via a die-bonding material, the pads on each chip are connected by bonding wires to the pads on the substrate, each chip mounted on the substrate and the bonding wires are structurally arranged to be molded by a resin material, and the substrate is provided with a penetration hole for permitting escape of moisture vapor occurring due to thermal processing during solder reflow processes, wherein a step-like surface configuration correcting member made of a dielectric material is disposed at peripheral part of the penetration hole of the substrate while letting the die-bonding material be prevented from being disposed at the periphery of the penetration hole of the substrate. [0017]
  • Regarding other possible practical package structure, each chip is mounted on the substrate by a face-down structure, and each chip and the substrate are coupled together by flip chip bonding techniques using metallic balls to have a structure with a resin material filled between a surface of each chip and the substrate. [0018]
  • This invention also provides another semiconductor device which is featured in that four chips are disposed in a linear symmetrical fashion on the substrate in form of an array of rows and columns, the plurality of address pads of each of the four chips are disposed adjacent to one side of the pair of short sides, the plurality of input/output pads are disposed and spaced apart from one side of the pair of short sides toward the other side of the pair of short sides when compared to the plurality of address pads, one of the pair of short sides of each of the four chips is disposed adjacent to one of the pair of short sides of its neighboring chip to permit the plurality of address pads of each of the four chips are placed at central part on a plane of the substrate, corresponding pads in the plurality of address pads of each of the four chips are commonly connected together to the address terminals of the external terminals, and the plurality of input/output pads of each of the four chips are connected to the input/output terminals of the external terminals independently of one another in units of respective chips. With such an arrangement, it is possible by using the linear-symmetrical chip layout to attain commonization of address signals while at the same time improving the flexibility in wiring leads in connection between pads on each chip and the external terminals. [0019]
  • The invention also provides yet another semiconductor device which is featured in that four chips are each such that the input/output pads are of ×16 input/output bit configuration, corresponding pads in respective plurality of address pads of each of the four chips are connected in common to the address terminals of the external terminals, and the plurality of input/output pads of each of the four chips are connected to said input/output terminals of the external terminals in a way independent per each chip and are thus caused by the four chips to have ×64 input/output bit configuration. With such an arrangement, it is possible by using four chips of ×16 input/output bit configuration to make up the intended package with ×64 input/output bit configuration. [0020]
  • Further, as per each chip and the substrate, for the purpose of arranging the package with either ×64 or ×32 input/output bit configuration, the four chips are each designed to have an option-use pad with a bonding option function capable of permitting the input/output bit configuration to switch between ×16 and ×8, wherein the substrate has an option-use pad with a bonding option function capable of letting the input/output bit configuration switch between ×16 and ×8, switching between the option-use pad on each said chip and the option-use pad on the substrate allows each of the four chips to exhibit either ×16- or ×8-input/output bit configurations, and ×64- or ×32-input/output bit configurations is established by the four chips. [0021]
  • Additionally, the semiconductor device incorporating the principles of the invention should not be limited only to the memory circuit, and a further semiconductor device may be provided which includes specified circuitry, a chip having on its surface a plurality of pads for use in inputting and outputting respective signals of the circuitry, and a substrate having on its surface a plurality of pads being electrically connected to the pads on the chip respectively, and a plurality of external terminals as electrically connected to the pads on the substrate respectively, characterized in that the pads on the chip and the pads on the substrate are structurally arranged so that they are connected together by bonding wires, that first bonding is performed to the pads on the substrate, and that second bonding is done to the pads on the chip. This may be effective when improving distance margins between chips and bonding wires while suppressing the height of bonding wires. [0022]
  • Furthermore, as per the on-chip pads, in order to prevent damages to chips, metal balls are preformed at the pads on the chip, and the second bonding is applied to part overlying the metal balls.[0023]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a diagram showing a plan view of a semiconductor device in accordance with an [0024] embodiment 1 of the present invention.
  • FIGS. 2A to [0025] 2C are diagrams showing a front view, side view and bottom view of the semiconductor device shown in the embodiment 1 of the invention.
  • FIG. 3 is a cross-sectional view of the semiconductor device of FIG. 1 as taken along line A-A′ in the [0026] embodiment 1 of the invention.
  • FIG. 4 is a diagram schematically showing a plan view of a structure including a substrate mounting chips thereon in accordance with the [0027] embodiment 1 of this invention (a sealing material is not shown).
  • FIG. 5 is a sectional view of the device of FIG. 4 along line B-B′ in the [0028] embodiment 1 of the invention.
  • FIG. 6 is a plan view of an electrical lead pattern at the level of a first layer of the substrate in the [0029] embodiment 1 of the invention.
  • FIG. 7 is a plan view of a lead pattern at a second layer level of the substrate in the [0030] embodiment 1 of the invention.
  • FIG. 8 is a plan view of a lead pattern at a third layer level of the substrate in the [0031] embodiment 1 of the invention.
  • FIG. 9 is a plan view of a lead pattern at a fourth layer level of the substrate in the [0032] embodiment 1 of the invention.
  • FIG. 10 is a plan view of the substrate as through-viewed from an upper face thereof in the [0033] embodiment 1 of the invention.
  • FIG. 11 is a plan view of the substrate as through-viewed from the upper face thereof to visually reveal the layout of external terminals (×64) in the [0034] embodiment 1 of the invention.
  • FIG. 12 is a plan view of the substrate as through-viewed from the upper face thereof to visually reveal the layout of external terminals (×32) in the [0035] embodiment 1 of the invention.
  • FIG. 13 is a plan view showing electrical connection state of wires in the [0036] embodiment 1 of the invention.
  • FIG. 14 is a plan view showing a connection state of ×16 input/output bit configuration in the [0037] embodiment 1 of the invention.
  • FIG. 15 is a plan view showing a connection state of ×8 input/output bit configuration in the [0038] embodiment 1 of the invention.
  • FIG. 16 is a diagram for use in explaining function assignment of pads on a chip in the [0039] embodiment 1 of the invention.
  • FIG. 17 is a diagram for explanation of function assignment of ×16- and ×8-input/output bit configurations of pads on the substrate in the [0040] embodiment 1 of the invention.
  • FIG. 18 is a schematical function arrangement diagram showing a ×64 (×16) input/output bit configuration of a package in the [0041] embodiment 1 of the invention.
  • FIG. 19 is a schematical function arrangement diagram showing a ×32 (×8) input/output bit configuration of the package in the [0042] embodiment 1 of the invention.
  • FIG. 20 is a schematical plan view diagram showing the connection state of a single wire in the [0043] embodiment 1 of the invention.
  • FIG. 21 is a sectional view of the structure shown in FIG. 20 taken along line C-C′ in the [0044] embodiment 1 of the invention.
  • FIG. 22 is a flow diagram showing a procedure of package assembly processes in the [0045] embodiment 1 of the invention.
  • FIG. 23 is a plan view of a memory module in the [0046] embodiment 1 of the invention.
  • FIG. 24 is a plan view of a first-layer wiring pattern of a module substrate in the [0047] embodiment 1 of the invention.
  • FIG. 25 is a plan view of a second-layer wiring pattern of a module substrate in the [0048] embodiment 1 of the invention.
  • FIG. 26 is a plan view of a third-layer wiring pattern of a module substrate in the [0049] embodiment 1 of the invention.
  • FIG. 27 is a diagram showing one modified example of the on-substrate pad layout in the [0050] embodiment 1 of the invention.
  • FIG. 28 is a diagram showing another modification of the on-substrate pad layout in the [0051] embodiment 1 of the invention.
  • FIG. 29 is a diagram showing a further modification of the on-substrate pad layout in the [0052] embodiment 1 of the invention.
  • FIG. 30 is a diagram schematically showing a plan view of a structure including a substrate mounting chips thereon in accordance with an [0053] embodiment 2 of the instant invention.
  • FIG. 31 is a cross-sectional view of the semiconductor device of FIG. 30 as taken along line D-D′ in the [0054] embodiment 2 of the invention.
  • FIG. 32 is a diagram schematically showing a plan view of a structure including a substrate mounting chips thereon in accordance with an [0055] embodiment 3 of the invention.
  • FIG. 33 is a sectional view of the semiconductor device of FIG. 32 as taken along line E-E′ in the [0056] embodiment 3 of the invention.
    • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Some preferred embodiments of the present invention will now be described in detail with reference to the accompanying drawings below. Note that in all the drawings for use in explaining the embodiments, the same members are designated by the same reference characters with repetitive explanations thereof will be eliminated. [0057]
  • [0058] Embodiment 1
  • FIGS. [0059] 1 to 3 are diagrams for explanation of a general configuration of a semiconductor device in accordance with an embodiment 1 of this invention, FIGS. 4 through 12 are diagrams for detailed explanation of the structure of a substrate, FIGS. 13-19 are diagrams for detailed explanation of wire bonding between pads on chips and pads on the substrate, FIGS. 20-21 are diagrams for detailed explanation of a wire bonding structure, FIG. 22 is a flow diagram for explanation of package assembly process, FIGS. 23-26 are diagrams for explanation of a memory module, and FIGS. 27-29 are diagrams for explanation of more than one modified examples of the pad layout on the substrate.
  • An explanation will first be given of a schematic arrangement of one example of the semiconductor device of this invention in conjunction with FIGS. [0060] 1-3. FIG. 1 is a plan view, FIG. 2A is a front view, FIG. 2B is a side view, and FIG. 2C is a bottom view, and FIG. 3 shows a cross-sectional view as taken along line A-A′ of FIG. 1.
  • The semiconductor device of this embodiment is designed as a surface-mount package of ball grid array (BGA) by way of example, which is constituted from four [0061] chips 1 with memory circuitry formed thereon, a substrate 2 mounting thereon these four chips 1, wires 3 used for connection between pads on this substrate 2 and pads on the chips 1, solder balls (bump electrodes) 4 as provided on a bottom or back surface of the substrate 2, a sealing material 5 for use in molding the chips 1 mounted on the substrate 2 and also the wires 3, and others. As shown in FIG. 1, this package is added with a marking 6 at one corner edge on the surface thereof.
  • A respective one of the four [0062] chips 1 is arranged so that a memory circuit of synchronous dynamic random access memory (SDRAM), for example, is provided thereon along with a plurality of pads that are provided on a surface for electrical connection to this memory circuit. Respective pads on each chip 1 are with specific function assignment as will be described below with reference to FIG. 16.
  • The [0063] substrate 2 is designed to have a multilayered lead structure of four layers, each of which is made of a glass epoxy material with a metallic thin film—such as copper (Cu)—coated thereon by way of example, wherein a chip 1 is mounted on its surface with a die-bonding material 7—such as for example epoxy resin—laid therebetween, and wherein a plurality of pads is provided on the surface, the pads being electrically connected via wires 3 to respective pads on this chip 1 respectively. Respective pads on this surface are electrically connected to lands on the back substrate surface for connection of solder balls, by way of a lead pattern on each layer and through-holes penetrating each layer and being filled with conductive materials. Respective layers of the substrate 2 are with specific function assignment as shown later in FIG. 5. Respective pads on the substrate 2 and others are with function assignment as will be described later in the description in conjunction with FIGS. 6-9 and 17.
  • The [0064] wires 3 are formed of metal lines (bonding wires) made of gold (Au) for example, for causing the pads on the substrate 2 to be electrically connected to the pads on each chip 1.
  • The [0065] solder balls 4 are external terminals of the package which are made of for example plumbum/stannum (Pb/Sn), wherein a plurality of solder balls 4 being electrically connected to respective lands that are disposed on the back surface of the substrate 2 is provided on the back surface of the substrate 2. Respective solder balls 4 are with function assignment as will be set forth later in conjunction with FIGS. 11-12.
  • The sealing [0066] material 5 is made of a resin material such as epoxy resin for example; this seal material 5 is for covering electrical exposure portions such as the chips 1 mounted on the substrate 2 and the wires 3 for molding, resulting in a BGA surface-mount type package structure.
  • One exemplary structure of the [0067] substrate 2 will then be explained with reference to FIGS. 4-12. FIG. 4 is a diagram schematically showing a plan view of the substrate 2 with the chips 4 mounted thereon (the seal material 5 is not visible herein), FIG. 5 depicts a cross-sectional view of the structure of FIG. 4 along line B-B′ (cross-section indication is omitted). FIGS. 6-9 are plan view diagrams showing lead patterns on respective layers of the substrate 2, wherein FIG. 6 shows a first layer, FIG. 7 shows a second layer, FIG. 8 shows a third layer, and FIG. 9 shows a fourth layer, respectively. FIG. 10 is a plan view of the substrate 2 as through-viewed from its upper surface, and FIGS. 11-12 are plan view diagrams each showing the layout of solder balls 4 when through-viewed from the upside of the substrate 2.
  • As shown in FIG. 4, the substrates of substantially rectangular planar shape (polygon having a pair of long sides and a pair of short sides) has its surface on which four [0068] chips 4 of substantially rectangular planar shape are mounted, each of which has a pair of long sides and a pair of short sides, wherein these four chips 1 are disposed into a 2D matrix (grid-like shape) array of two rows (in a lateral direction along short sides) and two columns in an up/down direction (along long sides). Let the lower left side be called a first chip 1 a, the lower right one be a second chip 1 b, the upper right one be a third chip 1 c, and upper left one be a fourth chip 1 d. For purposes of explanation only, the lower side chips 1 a, 1 b with respect to an index portion 8 formed of a gold plated film for indication of the direction of the substrate 2 are added with markings F indicative of the direction of chips 1 at the upper side thereof whereas the upper side chips 1 c, 1 d relative to the index 8 are added with similar markings F at the lower side thereof, respectively. These four chips 1 are disposed in such a manner that the upper side pair and the lower side pair thereof are in a linear symmetrical layout relative to the center line in the direction of the long sides of the substrate 2. In other words, the four chips 1 are laid out so that certain ones forming a pair with short-side marking F added thereto are located neighboring upon each other.
  • In addition, each [0069] chip 1 is such that a plurality of pads 9 is disposed thereon and organized into an almost linear array extending substantially along the center line in the short-side direction. While a detailed explanation as to the plurality of pads 9 being laid out to have the so-called “center pad layout” structure will be later given (in conjunction with FIGS. 14-16), they are laid out on one side of a pair of short sides to thereby permit address pads 9 a to be located on the center side on the plane of the substrate 2, for common-use or “commonization” of an address signal. More specifically, the chips 1 a, 1 b that are disposed on the lower side of the substrate 2 in FIG. 4 have address pads 9 a which are collected together at the upper part thereof whereas the remaining chips 1 c, 1 d that are disposed on the upper side of substrate 2 have address pads 9 a which are collected together at the lower part thereof. Control pads 9 b of control signals are similarly laid out so that these are positioned on the center side of the substrate 2. On the other hand, input/output pads 9 c are laid out on the other side along the pair of short sides in such a manner that these are located on the peripheral side on the plane of substrate 2. Additionally, any specific regularity is not found relative to power supply pads 9 d.
  • A cross-sectional view along line B-B′ passing through this part of [0070] such address pads 9 a is as shown in FIG. 5. As shown in FIG. 5, the substrate 2 is formed of a four-layer lamination structure, wherein a first layer acting as its uppermost layer is assigned to a signal layer (1), a second layer is assigned to a ground voltage (VSS) layer of the power supply, a third layer is to a power supply voltage (VDD) layer of the power supply, and a fourth layer serving as the lowermost layer is assigned to a signal layer (2), respectively. This four-layer lamination structured substrate 2 is such that desired lead wire patterns of respective layers are connected via through-holes 10 filled with conductive materials penetrating respective layers. In addition, the top surface and bottom surface of the substrate 2 are covered or coated with resist films 11 for electrical insulation, except for specified portions corresponding to the pads and lands.
  • The first, uppermost layer of this [0071] substrate 2 is arranged as shown in FIG. 6. Note here that although in FIG. 6 function assignment indicator markings are added only to the through-holes 10 due to a limitation to available space on the drawing sheet, the pads 9 are the same in function assignment as the through-holes 10 to be connected by an electrical lead pattern. Respective are such that A0-A13 designate address signals; DQ0-DQ63 denote input/output data; CLK (clock signal), CKE (clock enable signal), /CS (chip select signal, where “/” indicates an inversion symbol), /RAS (row address strobe signal), /CAS (column address strobe signal), /WE (write enable signal), and DQMB0-DQMB7 (data mask signals) denote control signals; VDD is the power supply; VSS, ground voltage, respectively.
  • The address signals A[0072] 0-A13 are the signals that are for use in selecting any given memory cells in a memory array that constitutes the memory circuitry within the chip 1. The input/output data DQ0-DQ63 are those signals that will be input and output for writing or reading data into or from memory cells during write or read operations. Respective control signals CLK, CKE, ICS, /RAS, /CAS, /WE, DQMB0-DQMB7 are for use in controlling an operation of the memory circuitry. The power supply voltage VDD and ground voltage VSS are supplied for operation of the memory circuit.
  • As shown in FIG. 6, on the first layer of the [0073] substrate 2, a plurality of pads 12 being electrically connected via wires 3 to respective pads on the chip 1 respectively are laid out in the form of linear arrays along the long-side direction of the substrate, which include two “columns” at the center part thereof and two columns on the opposite sides of the peripheral portions of the substrate. This may be reworded in a way such that the pads 12 are organized into two columns lying inside and outside of a laterally subdivided parts-mount surface area on the surface of each chip 1. Additionally the through-holes 10 that are connected by a lead pattern to respective pads 12 are disposed at selected portions including but not limited to the parts-mount area of the chip 1 and the periphery of the substrate 2.
  • In the first layer of this [0074] substrate 2, especially for purposes of achievement of common use or “commonization” of more than one address signal, address pads 12 a of address signals A0-A13 are collected together at specified part on the center side in the long-side direction of the substrate 2. Further, in FIG. 6, at laterally adjacent upper-side and lower-side pairs of chips 1, the address pads 12 a of address signals A0-A13 that are disposed in the form of two columns at the center in the short-side direction are alternately different in position from each other. Furthermore, at every combination of two upside and downside chips 1, address-use leads 13 a being connected to the address pads 12 a of respective address signals A0-A13 and addressing through-holes 10 a are made common. Furthermore, address leads 13 a for connection between the address pads 12 a of respective address signals A0-A13 and their corresponding address through-holes 10 a are such that a lead pattern is wired in parallel to lateral directional leads extending in the short-side direction of the substrate 2—that is, in the rightward/leftward directions in FIG. 6.
  • For instance, an [0075] address pad 12 a of address signal A0 of the right side chip 1 c and an address pad 12 a of address signal A0 of the left side chip 1 d are connected together by a lateral directional address lead 13 a, wherein an address through-hole 10 a is provided at a location on this address wiring 13 a. The address through-hole 10 a corresponding to this address pad 12 a of address signal A0 is provided within the parts-mount area of the right side chip 1 c and is connected to an address wiring 13 a on the fourth layer through an address through-hole 10 a in the fourth layer as will be described later in the description. Similarly, the address pads 12 a of address signals A1-A13 of the other upper lateral adjacent chips 1 c, 1 d are connected by lateral directional leads 13 a with address through-holes 10 a being located at specified portions therealong. At this combination of such upper chips 1 c, 1 d, addressing through-holes 10 a corresponding to address pads 12 a of the address signals A0-A3, A9-A10 and A13 are provided on the right side whereas addressing through-holes 10 a corresponding to address pads 12 a of the address signals A4-A8, A11 and A12 are provided on the left side thereof.
  • Further, in regard to address [0076] pads 12 a of the address signals A0-A13 of the lower lateral chips 1 a-1 b also, these are commonly connected together by lateral directional address wiring leads 13 a in a way similar to that of the upper ones. However, although the lower side chips 1 a-1 b are laid out in linear symmetrical with the upper side chips 1 c-1 d, the layout of address through-holes 10 a is the same as those in the upside in that addressing through-holes 10 a corresponding to address pads 12 a of the address signals A0-A3, A9-A10 and A13 are provided on the right side whereas addressing through-holes 10 a corresponding to address pads 12 a of the address signals A4-A8, A11 and A12 are provided on the left side thereof. This is due to the relation with address leads 13 a in the fourth layer to be later described.
  • The control signals such as CLK, CKE, /CS, /RAS, /CAS, /WE are such that these are commonized in a way similar to that of the address signals to be collected together on the center side in the long-side direction of the [0077] substrate 2, wherein two linear arrays of control pads 12 b disposed at the center part in the short-side direction are different in position from each other between the upper side combination of two lateral chips 1 and the lower side combination of two lateral chips 1. In addition, control-use through-holes 10 b and control-use leads 13 b as connected to the control pads 12 b of respective control signals are commonized at the upside and downside lateral two chips 1. Furthermore, control leads 13 b for use in connecting together the control pads 12 b of respective control signals and their corresponding control through-holes 10 b are designed to have a laterally elongate wiring lead pattern. Additionally the layout of control through-holes 10 b is such that the ones with the same functionality belonging to the upside and downside are provided on the same side of the left side or the right side.
  • On the other hand, input/[0078] output pads 12 c of input/output data DQ0-DQ63 are collected together on the peripheral side (upside and downside) in the long-side direction of the substrate 2. A respective one of those groups of input/output pads 12 c of the input/output data DQ0-DQ15 (lower left side), DQ16-DQ31 (lower right side), DQ32-DQ47 (upper right side), and DQ48-DQ63 (upper left side) is for use with signals corresponding to every chip 1, which may be separate ones that are provided in parallel independently of one another among the four chips 1. Similarly, input/output through-holes 10 c and input/output leads 13 c as connected to respective input/output pads 12 c are also arranged separately.
  • Although [0079] power supply pads 12 d of the power supply voltage VDD and ground potential VSS have no specific regularities in layout, these are disposed on the peripheral side (right side and left side)—namely, outside of the parts-mount area of chip 1 or the like. Power supply through-holes 10 d being connected to these power supply pads 12 d are provided outside of such area. Power supply wiring leads 13 d for use in connecting together the power supply pads 12 d and power supply through-holes 10 d are connected by a lead pattern that is greater in width than those leads for transmission of signals such as input/output data.
  • An explanation will next be given of the second layer of the [0080] substrate 2 with reference to FIG. 7. In FIG. 7 also, respective reference characters added to through-holes 10 for indication of the function assignment thereof are the same as those in the first layer. As shown in FIG. 7, the second layer is designed to have the so-called “sheet-like solid” lead arrangement with a power supply lead 13 d of the ground potential VSS being sheeted on the layer. More specifically, the second layer is such that the power supply lead “sheet” 13 d including power-supply through-holes 10 d of the ground potential VSS is coated thereon while letting peripheral portions of the other through-holes be associated with no leads, which include respective through-holes 10 a-10 c of the power supply voltage VDD, addressing signals A0-A13, input/output data DQ0-DQ63, and control signals CLK, CKE, /CS, /RAS, /CAS, /WE, DQMB0-DQMB7.
  • The third layer of the [0081] substrate 2 is as shown in FIG. 8. In FIG. 8 also, respective reference characters added to through-holes 10 for indication of the function assignment thereof are the same as those in the first layer. As shown in FIG. 8, the third layer is arranged to have the so-called sheet-like solid lead arrangement with a power supply lead 13 d of the power supply voltage VDD being spread thereon. More specifically, the third layer is such that the power supply lead “sheet” 13 d including power-supply through-holes 10 d of the power supply voltage VDD is coated thereon while letting peripheral portions of the other through-holes be associated with no leads, which include respective through-holes 10 a-10 c of the ground potential VSS, addressing signals A0-A13, input/output data DQ0-DQ63, and control signals CLK, CKE, /CS, /RAS, /CAS, /WE, DQMB0-DQMB7.
  • Next, the lowermost, fourth layer of the [0082] substrate 2 is as shown in FIG. 9. It should be noted that although in FIG. 9 the function assignment symbols are added only to those lands 14 to which solder balls 4 are to be adhered due to a limitation of available space on the drawing sheet, through-holes 10 will be the same in function assignment as the lands 14 as connected by a wiring lead pattern. Respective reference characters are the same in function assignment as those in the first layer stated supra.
  • As shown in FIG. 9, the fourth layer of the [0083] substrate 2 is arranged so that a plurality of lands 14 to which solder balls 4 are to be electrically connected is laid out at the periphery of substrate 2 excluding the center part thereof. More specifically, in order to reduce complexity in resultant wiring lead pattern, the lands 14 are provided and organized into a matrix of eight (8) rows and nine (9) columns, which matrix consists of an upper side sub-matrix and a lower side submatrix each consisting of four (4) rows and nine (9) columns, wherein the rows extend along the short sides of the substrate 2 whereas the columns extend along the long sides thereof, and are provided at the center part into a matrix of 9 rows and 4 columns as divided into a right side 9-row/2-column submatrix and a left side 9-row/2-column submatrix. Hence, the solder balls 4 to be adhered to these lands 14 are provided which consist of one hundred and eight (108) ones (where 108=8×9+9×4). In addition, through-holes 10 that are connected by a lead pattern to respective lands 14 are disposed at the same locations as those in the aforesaid first to third layers in such a manner as to be used in common or “commonized” between the upper and lower two chips 1.
  • In the fourth layer of this [0084] substrate 2, especially in order to commonly use or “commonize” address signals in the same way as that in said first layer, addressing lands 14 a of address signals A0-A13 corresponding to the upper-and-lower/right-and-left four chips 1 are commonized so that these are collected together at locations on the opposite sides—i.e. on the right side and left side in the long-side direction of the substrate 2. Further, address leads 13 a for use in connecting together address lands 14 a of respective address signals A0-A13 and their corresponding address through-holes 10 a are designed into the form of longitudinal wiring leads extending in the long-side direction of the substrate 2—in other words, they are railed to have a lead pattern resembling wave ripples in the up/down direction of FIG. 9. Additionally, the layout of address through-holes 10 a is such that the ones with the same functionality belonging to the upside and downside are provided on the same side of the left side or the right side.
  • For example, addressing through-[0085] holes 10 a corresponding to the upper side chips 1 c, 1 d for connection to the address land 14 a of address signal A0 being disposed on the right side of the substrate 2 and address through-holes 10 a corresponding to the lower side chips 1 a, 1 b are connected together by a laterally elongated address lead 13 a. And, the address lead 13 is railed from one of the address through-holes 10 a which is on the lower side toward the address land 14 a of address signal A0. Similarly, those address through-holes 10 a being connected to the remaining address lands 14 a of address signals A1-A3, A9-A10, A13 which are disposed on the right side are also connected by longitudinal address leads 13 a. Furthermore, those address through-holes 10 a being connected to the address lands 14 a of address signals A4-A8, A11-A12 which are disposed on the left side these are also connected by longitudinal address leads 13 a in the same manner as that on the right side.
  • Further, regarding the control signals CLX, CKE, /CS, /RAS, /CAS, /WE, and the like also, these are commonized in the same way as that of the address signals and control lands [0086] 14 b are collected together at the opposite sides—i.e. on the right side and left side—in the long-side direction of the substrate 2. Furthermore, control leads 13 b for use in connecting together the control lands 14 b of respective control signals and their corresponding control through-holes 10 b are organized into the form of a longitudinally elongate lead pattern. Additionally the layout of control through-holes 10 b is provided on the same side relative to the upper side and the lower side on the other hand, input/output lands 14 c of input/output data DQ0-DQ63 are collected together at corner edge portions on the periphery in the long-side direction of the substrate 2. These respective lands 14 c of input/output data DQ0-DQ15 (lower left side), DQ16-DQ31 (lower right side), DQ32-DQ47 (upper right side) and DQ48-DQ63 (upper left side) are those signals corresponding to every chip 1 and are provided in parallel independently among the four chips 1. Additionally, input/output through-holes 10 c and input/output leads 13 c as connected to respective input/output lands 14 c are also arranged separately. Input/output leads 13 c for use in connecting together these respective input/output lands 14 c and input/output through-holes 10 c are connected by a “fat” lead pattern with increased line widths.
  • Although power supply lands [0087] 14 d of the power supply voltage VDD and ground potential VSS have no specific regularities for layout, these are mainly disposed at or near the center part in the short-side direction of the substrate 2 and/or on the opposite sides—the right side and left side—of the center part in the long-side direction or the like. Power supply through-holes 10 d being connected to these power supply lands 14 d are provided at peripheral edge portions in the short-side direction. Power supply wiring leads 13 d for use in connecting together the power supply lands 14 d and power supply through-holes 10 d are connected by a “fat” lead pattern with increased line widths.
  • As has been discussed above, in the [0088] substrate 2 of the illustrative embodiment, it becomes possible, by commonly using or “commonizing” the address signals A0-A13 of four separate chips 1 as mounted on the substrate 2, to achieve the intended electrical connection from the first-layer addressing pads 12 a via the laterally extending address leads 13 a and address through-holes 10 a to the fourth-layer longitudinal address leads 13 a and address lands 14 a. Similarly, it is also possible, by commonly sharing or “commonizin” the control signals CLK, CKE, ICS, /RAS, /CAS, /WE, to attain the intended electrical connection from the first-layer control pads 12 b via the laterally extending control leads 13 b and control through-holes 10 b to the fourth-layer longitudinal control leads 13 b and control lands 14 b.
  • On the other hand, regarding the input/output data DQ[0089] 0-DQ63 of the four chips 1 mounted on the substrate 2, it is possible to attain electrical connection from the first-layer input/output pads 12 c via the input/output leads 13 c and input/output through-holes 10 c to the fourth-layer input/output leads 13 c and input/output lands 14 c in an independent and parallel fashion.
  • Turning now to FIG. 10, there is shown a plan view of the first and fourth level signal layers in this [0090] substrate 2, which is through-viewed from the upside thereof. As apparent from viewing FIG. 10 also, it would be readily understandable that a wiring lead pattern of the address leads 13 a and control leads 13 b at the center part in the long-side direction of the substrate 2 is formed of longitudinally extending leads (first layer) and lateral leads (fourth layer), each of which is connected via an address through-hole 10 a and control through-hole 10 b.
  • In addition, [0091] solder balls 4 are laid out on the bottom or back surface of the substrate 2, which have functions corresponding to the function assignment of respective lands 14 on the fourth layer, wherein the layout and function assignment are as shown in FIG. 11 and FIG. 12 (each is a diagram as looked at from the upside thereof). FIG. 11 corresponds to a ×64 input/output bit configuration whereas FIG. 12 corresponds to a ×32 input/output bit configuration, which will be described later. It would readily occur to those skilled in the art from viewing FIGS. 11-12 that those addressing solder balls 4 a of commonly usable or “commonizeable” address signals and solder balls 4 b of control signals are laid out on the opposite sides of the center part in the long-side direction of the substrate 2 whereas input/output solder balls 4 c of input/output data are disposed at specified portions at the peripheral edges in the long-side direction of substrate 2. Additionally, solder balls 4 d of the power supply voltage VDD and ground potential VSS are at certain locations at the center part in the short-side direction of the substrate 2 and also on the both sides, i.e. right side and left side, of the center part thereof and the like.
  • An explanation will next be given of one example of the wire bonding between the [0092] pads 9 on the chips 1 and the pads 12 on the substrate 2 with reference to FIGS. 13-19. FIG. 13 is a plan view diagram showing a connection state of wires 3; FIG. 14 is a plan view showing a connection state of ×16 input/output bit configuration; and, FIG. 15 is a plan view showing a connection state of ×8 input/output bit configuration. FIG. 16 is a table indicating the function assignment of pads 9 on chips 1; and FIG. 17 indicates function assignments of respective ×16- and ×8 -input/output bit configurations of pads 12 on the substrate 2. FIG. 18 is a function assignment table schematically showing a ×64 (×16) input/output bit configuration whereas FIG. 19 is a function assignment table schematically showing a ×32 (×8) input/output bit configuration.
  • As shown in FIG. 13, in the state that four [0093] chips 1 are mounted on the substrate 2, wires 3 are substantially alternately bonded for electrical connection from pads 9 on each chip 1 toward the pads 12 that are disposed on the opposite sides—right side and left side—of each chip 1 on the substrate 2. An enlarged view of one of these four chips 1 is shown in greater detail in FIGS. 14-15, which show ×16- and ×8-input/output bit configurations respectively. In summary, either one of the ×16- and ×8- input/output bit configurations is achievable by use of the same chip 1 while changing coupling of wires 3 therefor.
  • The function assignment of the [0094] pads 9 on the chip 1 is as shown in FIG. 16. Those pads 9 with pad numbers 1-36 added thereto are laid out at the center side in the long-side direction of the substrate 2 whereas those added with pad numbers 37-72 are disposed on the peripheral side in the long-side direction of the substrate 2. As shown in FIGS. 14-15, respective pads 9 on this chip 1 are more precisely such that these are provided along the long-side direction in such a manner as to be slightly shifted in position from the center line in the short-side direction while letting a slight offset be found between the pad numbers 1-36 and pad numbers 37-72. Note here that such pad offset layout to one side may be freely modified on a case-by-case basis and that the invention should not be limited only to said example.
  • Especially, in regard to the layout of [0095] respective pads 9 on the chip 1, addressing pads 9 a of the address signals A0-A13 (pad numbers 10-21 and 24-25) are assigned in the pad numbers 1-36 located on the center side in the long-side direction of the substrate 2. Further, control pads 9 b of the control signal CLK (pad number 29), CKE (pad number 27), /CS (pad number 26), /RAS (pad number 28), /CAS (pad number 30), and /WE (pad number 32) are also assigned in the pad numbers 1-36 on the center side in the long-side direction of the substrate 2.
  • On the other hand, input/[0096] output pads 9 c of the input/output data DQO-DQ15 (pad numbers 39-40, 43-46, 49-50, 53-54, 57-60 and 63-64) are assigned in the pad numbers 37-72 located on the peripheral side in the long-side direction of the substrate 2. Additionally the input/output data DQ0-DQ15 correspond to the chip 1 a; the remaining chips 1 b-1 d correspond to the input/output data DQ16-DQ31, input/output data DQ32-DQ47, and input/output data DQ48-DQ63, respectively.
  • In addition, [0097] power supplying pads 9 d pertaining to the power supplies (VDD, VSS, VDDI, VSSI, VDDQ, VSSQ, VDDIU, VSSIU) and test/inspection pads 9 e concerning probe-test use power supplies (VBB, VPLT, VPP, VPERI, VDL, VBLR) are assigned without any specific regularities.
  • The [0098] pads 9 on the chip 1 also include option-use pads 9 f having a bonding option function, which pads are assigned to the pad numbers 8 (BOP1B), 9 (BOP2B), and 66 (BOPOB), wherein alteration of connection between these option pads 9 f on the chip 1 and option pads 12 f on the substrate 2 which have bonding-option functionality makes it possible to establish ×16 or ×8 input/output bit configuration. Note that in the case of establishment of ×8 input/output bit configuration, no wire bonding processes are applied to those input/output pads 9 c of DQ8-DQ15 as selected from among the input/output pads 9 c of the input/output data DQO-DQ15.
  • Function assignment of [0099] respective pads 12 on the substrate 2 is as shown in FIG. 17. Note here that as FIG. 17 shows assignment corresponding to a single chip (1 a), actually a four-time greater number of pads 12 corresponding to four separate chips 1 are disposed and assigned in a way similar thereto. Those pads 12 of pad numbers 1-28 are provided on the right side of the parts- mount area of the chip 1 whereas pads 12 of pad numbers 29-57 are on the left side of the parts-mount area of the chip 1. In addition, pads 12 of pad numbers 1-13, 29-42 are laid out so that these are located on the center side in the long-side direction of the substrate 2 whereas pads 12 of pad numbers 1428, 43-57 are on the peripheral side in the long-side direction of the substrate 2. Of those pads, the pad 12 of pad number 1 is designed to have a specified size large enough to permit three, or more or less, wires 3 to be connected thereto; the pads 12 of pad numbers 14, 28-29, 43, 57 are each designed to have a size large enough to permit two, or more or less, wires 3 to be tied thereto.
  • In particular, with regard to the layout of [0100] respective pads 12 on the substrate 2, in the same manner as that of the pads 9 on the chip 1, addressing pads 12 a of the address signals A0-A13 ( pad numbers 27, 9, 30-35 and 37) are assigned in the pad numbers 113, 29-42 located on the center side in the long-side direction of the substrate 2. Further, control pads 12 b of the control signal CLK (pad number 11), CKE (pad number 10), ICS (pad number 38), /RAS (pad number 39), /CAS (pad number 40), and /WE (pad number 12), DQMU (pad number 41), DQML (pad number 42) are also assigned in the pad numbers 1-13, 29-42 on the center side in the long-side direction of the substrate 2.
  • On the other hand, in the same as that of the input/[0101] output pads 9 c on the chip 1, input/output pads 12 c of input/output data DQ0-DQ15 (pad numbers 15, 17-18, 20, 22, 24-25, 27, 44, 46-47, 49, 51, 53-54, 56) are assigned in the pad numbers 37-72 as located on the peripheral side in the long-side direction of the substrate 2. Regarding these input/output pads 12 c, in addition to said input/output data DQ0-DQ15 corresponding to the chip 1 a, respective pads of input/output data DQ16-DQ31 corresponding to the chip 1 b, input/output data DQ32-DQ47 corresponding to the chip 1 c, and input/output data DQ48-DQ63 corresponding to the chip 1 d are disposed on the substrate 2.
  • Additionally, [0102] power supply pads 12 d as to the power supplies (VDD, VSS,. VREF) are assigned with no specific regularities as in the power supply pads 9 d on the chip 1.
  • The [0103] pads 12 on the substrate 2 also include option-use pads 12 f having a bonding option function, which pads are assigned to the pad number 1 (BOP2B, BOPLB), wherein alteration of connection between these option pads 12 f on the substrate 2 and option pads 9 f on the chip 1 makes it possible to establish ×16 or ×8 input/output bit configuration. For instance, the ×16 input/output configuration is achievable by connecting the option pad 9 f (BOP2B) of the pad number 9 on the chip 1 to the option pad 12 f (ground potential VSS) of pad number 1 on the substrate 2. Alternatively, the ×8 input/output configuration may be established by connecting the option pad 9 f (BOP1B) of the pad number 8 on the chip 1 to the option pad 12 f (ground potential VSS) of pad number 1 on the substrate 2.
  • Further, in the case of establishment of the ×8 input/output bit configuration, it will no longer be required that [0104] wires 3 be connected to the input/output pads 12 c of DQ8-DQ15 as selected from among the input/output pads 12 c of input/output data DQO-DQ15 on the substrate 2; thus, no wire bonding will be carried out. In this case, since assignment of the input/output data DQ0-DQ15 (×16), DQ0-DQ7 (×8 ) is different between the ×16 and ×8 input/output bit configurations, that is, they are in relation of correspondence of DQ0(×16)-DQ0(×8), DQ1 - NC (No Connection), DQ2 - DQ1, DQ3 - NC, DQ4 - DQ2, DQ5 - NC, DQ6 - DQ3, DQ7 - NC, DQ8 - NC, DQ9 - DQ4, DQ10 - NC, DQ11 - DQ5, DQ12 - NC, DQ13 - DQ6, DQ14 - NC, DQ15 DQ7, no wires 3 are connected to the input/output pads 12 c of the pad numbers 15, 18, 22, 25, 44, 47, 51, 54 in the case of establishment of the ×8 input/output bit configuration.
  • In addition, regarding the control signals of data mask signals, it will also be required that [0105] wires 3 be connected to the control pads 12 b of the pad numbers 41 (DQMU), 42 (DQML) on the substrate 2 in the case of the ×16 input/output bit configuration; in the case of the ×8 input/output bit configuration, let wires 3 be connected to the control pad 12 b of the pad number 41 (DQM) on the substrate 2.
  • A function arrangement of the resulting package having the four [0106] chips 1 of ×16 `or ×8 input/output bit configuration with the wire bonding completed in the way noted above is schematically shown in FIG. 18 (×16-4M: ×64), FIG. 19 (×8-8M: ×32). An either one of the illustrative chips is 64-Mbit SDRAM, wherein the package of ×64 input/output bit configuration is of function assignment of 4M×16 whereas the package of ×32 input/output bit configuration is 8M×8 in function assignment. The memory capacity of such package becomes 256 Mbit.
  • As shown in FIG. 18, the package of ×64 input/output bit configuration is such that address signals A[0107] 0-A13, chip select signal /CS, row address strobe signal /RAS, column address strobe signal /CAS, write enable signal /WE, clock signal CLK, and clock enable signal CKE are input in common to the four separate chips 1. Data mask signals DQMB0-DQMB7 are supplied in a way such that DQMB0 (DQMU) and DQMB1 (DQML) are input to the first chip 1 a, DQMB2 and DQMB3 are to the second chip 1 b, DQMB4 and DQMB5 are to the third chip 1 c, and DQMB6 and DQMB7 are to the fourth chip 1 d, respectively. Input/output data DQ0-DQ64 are such that DQ0-DQ15 are input/output relative to the first chip 1 a, DQ16-DQ31 are to the second chip 1 b, DQ32-DQ47 are to the third chip 1 c, and DQ48-DQ63 are to the fourth chip Id, respectively.
  • An operation of this ×64input/output bit configuration is such that the internal circuitry of each [0108] chip 1 is operation-controlled on the basis of the control signals /CS, /RAS, /CAS, /WE, CLK, CKE, DQMB0-DQMB7. One example is that during read and write operations, a row address signal and a column address signal are input to a row decoder and column decoder respectively within each chip 1 so that any given memory cell or cells will be selected in the memory array thereof. And, during reading, data of more than one memory cell thus selected is output from an output buffer via a sense amplifier and input/output bus, which will then be read out as input/output data DQ0-DQ63 in a ×64input/output bit configuration. Additionally, during writing, input/output data DQ0-DQ63 will be input from an input buffer in the ×64input/output bit configuration and then written into those memory cells being presently selected.
  • On the other hand, as shown in FIG. 19, the package of ×32input/output bit configuration is generally similar in operation to the package of ×64input/output bit configuration—i.e. address signals A[0109] 0-A13 and the control signals /CS, /RAS, /CAS, /WE, CLK, CKE are commonly input to the four chips 1. Data mask signals DQMB0-DQMB3 are supplied in a way such that DQMB0 (DQM) is input to the first chip 1 a, DQMB1 is input to the second chip 1 b, DQMB2 is to the third chip 1 c, and DQMB3 is to the fourth chip 1 d, respectively. Input/output data DQ0-DQ31 are such that DQ0-DQ7 are input and output to and from the first chip 1 a, DQ8-DQ15 are input/output to/from the second chip 1 b, DQ16-DQ23 are to/from the third chip 1 c, and DQ24-DQ31 are to/from the fourth chip 1 d, respectively.
  • An operation of this ×32 input/output bit configuration is similar to that of the package of ×64 input/output bit configuration and is performed in such a way that the internal circuitry of each [0110] chip 1 is operation-controlled on the basis of the control signals /CS, /RAS, /CAS, /WE, CLK, CKE, DQMB0-DQMB3 for selection of a given memory cell or cells in the memory array on the basis of address signals A0-A13. And, during reading, data of more than one memory cell thus selected is output as input/output data DQ0-DQ31 from an output buffer in association with ×32 input/output bit configuration; during writing, input/output data DQ0-DQ31 will be input from an input buffer in the ×32input/output bit configuration and then written as data into presently selected memory cells.
  • A detailed explanation will next be given of one example of the bonding structure of the [0111] pads 9 on chips 1 and the pads 12 on substrate 2, in conjunction with FIGS. 20-21 below. FIG. 20 is a schematical plan view of the coupling state of a single wire 3, and FIG. 21 is a sectional view as taken along line C-C′ of FIG. 20.
  • As shown in FIG. 20, in the package with four [0112] separate chips 1 mounted on the substrate 2, a single wire 3 is tied between a pad 9 on chip 1 and a pad 12 on substrate 2. A sectional view of this structure along line C-C′ passing through this portion of wire 3 is shown in FIG. 21. As shown in FIG. 21, the substrate 2 is provided with solder balls 4 on the back surface thereof, wherein specified portions excluding these solder balls 4 and portions excluding pads 12 on the surface are covered or coated with a resist 11 for electrical insulation. In addition to the above-noted through-holes 10 penetrating the substrate 2 from its top surface to bottom surface, this substrate 2 has a penetration hole 15 for use in forcing moisture vapor to escape outwardly, which vapor can be generated during thermal processing at solder-reflow process steps. This will especially be effective in cases where some problems exist as to the reflow characteristics in combination of members.
  • Further, in the case of provision of the [0113] penetration hole 15, said resist 11 covering the surface is provided at the periphery of this penetration hole 15, as a step-like height difference correction member which serves to reduce any possible step-like surface irregularities. Furthermore, in order to prevent unwanted blocking of this penetration hole 15, a die-bonding material 7 is disposed to cover up to a location as slightly spaced part from the periphery of the penetration hole 15.
  • In the wire bonding procedure, in cases where the [0114] pads 12 on the substrate 2 are in close proximity to the lateral sides of chips 1 due to limitations of external shape, wire bonding is carried out with the pads 12 on substrate 2 being as a first bond side of wire bonding and with the pads 9 on chips 1 being as a second bond side thereof. This makes it possible to improve the distance margin between such chips 1 and wires 3. Additionally as the wires 3 are forced to rise up on the first bond side, it is possible to reduce the height of wires 3 from the surface of the substrate 2.
  • Further, in the case of performing wire bonding processes, it will often happen that wiring lead patterns can be damaged depending on the passivation strength at the periphery of the [0115] pads 9 on chips 1. To eliminate this damageability, gold balls 16 are prebonded onto the pads 9 on chips 1; then, second bonding is applied to these gold balls 16. This is done through effectuation of known good die (KGD) processes, and will be similarly effective in cases where gold balls 16 reside on the pads 9. The same will also be effective even where the first bonding is performed relative to the pads 9 on chips 1.
  • An explanation will next be given of an assembly flow of a BGA surface-mount type package in accordance with this embodiment, in conjunction with FIG. 22 below. [0116]
  • At the beginning, prior to the intended assembly, there are [0117] prepared chips 1 each of which has been cut by dicing techniques away from a wafer and has an SDRAM formed thereon, a substrate 2 of four-layer lamination structure which was formed into a strip-like shape in units of a plurality of—e.g. six (6) or more or less-ones, a die-bonding material 7 such as epoxy resin, wires 3 made of for example gold, a sealing material 5 such as epoxy resin, solder balls 4 made of for example plumbum/stannum or lead/tin, and others.
  • Firstly, at a die-bonding process step, let respective ones of a plurality of [0118] chips 1 be mounted on respective parts-mount regions on the substrate 2 as formed into strip-like shape through the die-bonding material 7 (at step S1 in FIG. 22). During this process, attempts are made to prevent the die-bonding material 7 from badly behaving to block a penetration hole or holes 15 defined in the substrate 2.
  • Further in a wire bonding process, let [0119] respective pads 9 on respective plural chips 1 be connected by wires 3 to respective pads 12 on the substrate 2 (at step S2). In this case, first bonding is performed relative to the pads 12 on the substrate 2 causing after fabrication of gold holes on these pads 12 the wires 3 to rise up and then curve toward the chip 1 side, thereby performing second bonding on the gold balls 16 of the pads 9 on chips 1.
  • Subsequently, in a sealing process, use the [0120] seal material 5 to mold the strip-shaped substrate 2 with the plurality of chips 1 mounted thereon to ensure that the chips 1 and wires 3 will hardly be exposed (at step S3 in FIG. 22). At this time, heat up for plasticization the seal material 5 by transfer molding techniques, for example; then, insert under pressure or “press-insert” it into a heated metal mold structure for mold-shaping processing.
  • Further in a solder ball attachment process, adhere or [0121] bond solder balls 4, which will later be used as external terminals, to the back surface of the substrate (at step S4). Lastly, at a substrate cutaway process step, cutting for separation is applied to a frame of the strip-like substrate 2 to thereby subdivide it into several separate packages (at step S5). Whereby, the intended BGA surface-mount type packages may be completed.
  • An explanation will next be given of one exemplary memory module employing the BGA surface-mount type packages of this embodiment, in conjunction with FIGS. [0122] 23-26. FIG. 23 is a diagram showing a plan view of the memory module; FIGS. 24-26 are plan view diagrams showing wiring lead patterns of respective layer of a module board, wherein FIG. 24 shows a first layer, FIG. 25 shows a second layer, FIG. 26 shows a third layer, respectively.
  • FIG. 23 is an example of the small outline dual inline memory module (SODIMM), wherein four BGA surface-mount type packages [0123] 22 each having a planar rectangular shape are mounted on a substantially planarly rectangular module board 21, which are laid out to have a linear array along the long sides of the board. External connection terminals 23 are provided along one long side of this module board 21 on the both surfaces thereof. This SODIMM offers 1,024-Mbit memory capacity.
  • This SODIMM's [0124] module board 21 is designed to have a six-layer lamination structure by way of example, wherein three ones of such six layers are arranged as signal layers, the first layer of which is as shown in FIG. 24, the second one of which is shown in FIG. 25, and the third one of which is in FIG. 26. The three remaining layers of them are assigned for power supply use. It shou1 d be noted that although FIGS. 24-26 show lands 24 and wiring leads 25 plus through-holes 26 corresponding only to part of two BGA surface-mount type packages 22, additional leads corresponding to the other two BGA surface-mount type packages 22 are designed to extend in the rightward direction.
  • In FIGS. [0125] 24-26, an ensemble of addressing lands 24 a of address signals and controlling lands 24 b of control signals is collectively disposed on the center side in the short-side direction of the module board 21 in a way corresponding to each BGA surface-mount type package 22, wherein a lead pattern of parallel address wiring leads 25 a and control leads 25 b is led out and formed these respective lands 24 a, 24 b in the long-side direction of the module board 21. Similarly, from input/output lands 24 c of input/output data as collectively disposed on the peripheral side in the short-side direction of the module board 21, a lead pattern of parallel input/output leads 25 c is arranged in the long-side direction of the module board 21. In addition, through-holes 26 filled with conductive materials for electrical connection through each layer are laid out at those locations similar to the BGA surface-mount type packages 22, for example.
  • The SODIMM thus arranged as stated above is assembled as a memory module into various types of electrical devices such as for example computers, for use as a main storage unit for storing therein a large amount of data and the like. [0126]
  • Consequently, according to the BGA surface-mount type packages [0127] 22 of this embodiment, the following advantages are obtainable.
  • (1) By disposing the [0128] pads 9 on chips 1 in a way such that the address/control signal pads 9 a-9 b are laid out at the central part whereas input/output data's input/output pads 9 c are at peripheral portions while letting the substrate 2 to have a four-layer lamination structure, it becomes possible to dispose on each layer of the substrate 2 a pattern of certain wiring leads 13, adjacent ones of which contact(touch) each other resulting in creation of interference; thus, it is possible to improve the degree of freedom or flexibility in railing leads for connection from the pads 9 on chips 1 via the substrate 2 to the solder balls 4.
  • (2) Disposing a group of address/[0129] control signal pads 12 a, 12 b on the substrate 2 and through- holes 10 a, 10 b and the like at the center part with respect to four chips 1 makes it possible to common use or “commonization” of leads 13 a, 13 b for use in connecting together these pads 12 a, 12 b and the through- holes 10 a, 10 b, thereby enabling, as in the said case, improvement in flexibility of railing leads for connection from the pads 9 on chips 1 via the substrate 2 to the solderer balls 4.
  • (3) Disposing the [0130] pads 12 on the substrate 2 in such a manner that they are divided into those lying at the central part among the chips 1 and the others at peripheral portions makes it possible to permit bonding processes of wires 3 from the pads 9 on chips 1 toward the pads 12 on substrate 2 to be done in away separately for the right side and the left side; thus, it becomes possible to make easier railing of electrical leads for use with the BGA surface-mount type packages 22.
  • (4) By having on the [0131] chips 1 and substrate 2 specific option- use pads 9 f, 12 f of bonding option functions capable of switching into a ×16 or ×8 input/output bit configuration to thereby permit switching of wire bonding, it is possible by using the same chips 1 and substrate 2 to achieve the intended BGA surface-mount type package(s) 22 of ×64 or ×32 input/output bit configuration.
  • (5) Providing more than one [0132] penetration hole 15 in the substrate 2 makes it possible, in case problems occur in reflow characteristics depending on combination of members, to allow moisture vapor occurring during thermal processing at solderer reflow process steps to successfully escape from the top surface side of the substrate 2 through such penetration hole 15 toward the bottom surface side thereof.
  • (6) Applying the first bonding to the [0133] pads 12 on the substrate 2 while performing the second bonding to the pads 9 on the chips 1 makes it possible to improve the distance margin between the chips 1 and the wires 3 in case the side edges of chips 1 are in close proximity in position to the pads 12 on the substrate 2 due to a limitation of the outer shape. In addition, as the wires 3 are forced to rise up on the side of such first bonding, it is possible by utilizing the height of the chips 1 to reduce the height of such wires 3 from the surface of the substrate 2.
  • (7) [0134] Prebonding gold balls 16 onto the pads 9 on the chips 1 and then applying the second bonding to portions overlying this gold ball 16 makes it possible to prevent damages to lead patterns on the chips 1.
  • (8) As the BGA surface-mount type packages [0135] 22 are each arranged so that the address/control signal solderer balls 4 a-4 b are centrally laid out whereas the input/output data solderer balls 4 c are disposed at peripheral portions, it is possible by laterally disposing such BGA surface-mount type packages 22 to facilitate achievement of the module making procedure for manufacture of the intended memory module.
  • It should be noted here that although in said BGA surface-mount type packages [0136] 22 one specific example has been explained which comes with the pads on the substrate 2 including two columns extending in the long-side direction and two rows on the both sides of peripheral portions, this arrangement may be modified in a way as shown in FIGS. 27-29 by way of example. Note that FIG. 27 shows only part at which two, upper and lower chips 1 are mounted whereas FIGS. 28-29 each show only part whereat a single chip 1 is mounted.
  • FIG. 27 is an example wherein the [0137] pads 12 on the substrate 2 are organized into several linear pad array or “columns” in such a manner that a single column is disposed at the center part in the long-side direction of the substrate 2 and that a couple of parallel pad columns is disposed at each of the both side peripheral portions while causing the single column at the center part to be designed so that pads 12 are disposed only at specified periphery in the long-side direction of the substrate 2. In this case, with regard to address signals and control signals, wires 3 will be tied from the pads 9 on the chips 1 to those pads 12 as disposed into two columns at the peripheral portions on the substrate 2, which will be effective in cases where the address signal transmission leads are substantially the same in lead length as the control signal transfer leads. Thus, it becomes possible to eliminate any possible time delay or time lag otherwise occurring between address signals or between control signals or alternatively between such both signals, thus enabling an operation to increase in stability.
  • FIG. 28 is an example wherein the [0138] pads 12 on the substrate 2 are organized into four linear pad array or “columns” in such a manner that a couple of parallel pad columns is disposed at each of the both side peripheral portions in the long-side direction of the substrate 2. In this case, wires 3 will be tied from the pads 9 on the chips 1 for address signals and control signals plus input/output data to those pads 12 as disposed into two columns at the peripheral portions on the substrate 2, which will be effective in cases where no space is present at the center part in the long-side direction of the substrate 2.
  • FIG. 29 is a modified example of that shown in FIG. 28, which will be effective in case space is available between the upper side and the lower side along the long-side direction of the [0139] substrate 2 and also at the upper and lower side edge portions.
  • Embodiment2 [0140]
  • FIGS. [0141] 30-31 are drawings for explanation of a semiconductor device which is an embodiment 2 of the present invention. FIG. 30 is a schematical plan view diagram in the state that chips are mounted on a substrate, and FIG. 31 depicts a cross-sectional view of the structure shown in FIG. 30 as taken along line D-D′.
  • The semiconductor device of the illustrative embodiment is arranged as a BGA surface-mount type package in a way similar to that of said [0142] embodiment 1, wherein the former is different from the latter in chip mount structure-that is, this embodiment is designed to employ a specific structure which is such that the chips are mounted on the substrate by use of a face-down structure, wherein the chips and the substrate are flip-chip bonded together by metal balls with a resin material being filled in a space between surfaces of the chips mounted on the substrate and the substrate.
  • More specifically, as shown in FIG. 31, the BGA surface-mount type package of this embodiment is generally configured from four [0143] chips 31 each with a memory circuit formed thereon, a substrate 32 mounting thereon these four chips 31, solderer bumps 33 for use in connecting this substrate 32 and chips 31 together, solderer balls 34 provided on the back surface of the substrate 32, a protective material 35 for protection of surfaces of the chips 31 as mounted on substrate 32, and others. This structure is substantially the same as said embodiment 1 except that the solderer bumps 33 are bonded to chips 31 in the alternative of bonding pads while providing lands 36 on the substrate 32 due to the fact that the surfaces of chips 31 become the side of the substrate 32.
  • As in said [0144] embodiment 1, the embodiment shown herein is also arranged so that four chips 31 each having a substantially rectangular planar shape are mounted on the substrate 32 of a substantially rectangular planar shape in such a manner that these chips are disposed in a matrix of two rows and two columns on the substrate surface, as shown in FIG. 30. This matrix array of these four chips 31 may include an upper pair of chips and a lower chip pair, which are laid out in linear symmetry with respect to the center line extending in the long-side direction of the substrate 32.
  • In addition, the solderer bumps [0145] 33 are laid out on the surface of each chip 31 in the form of a matrix including a plurality of columns, e.g. four columns. These plurality of solderer bumps 33 are disposed so that address-use solderer bumps 33 a of address signals and controlling solderer bumps 33 b of control signals are placed on the center side in the long-side direction of the substrate 32 for common use or “commonization” of such address signals and control signals. On the other hand, input/output solderer bums 33 c of input/output data are disposed so that they are located on the peripheral side in the long-side direction of the substrate 32.
  • Further, [0146] respective lands 36 on the substrate 32 are arranged similarly to the solderer bumps 33 on the chips 31 in such a manner that addressing lands 36 a of address signals and control lands 36 b of control signals are disposed on the center side in the long-side direction of the substrate 32 whereas input/output lands 36 c of input/output data are laid out on the peripheral side in the long-side direction of the substrate 32.
  • Accordingly, with the BGA surface-mount type package of this embodiment, it is possible to obtain similar advantages to those of said [0147] embodiment 1 while at the same time enabling the package to decrease in size as compared to said embodiment 1 because of the fact that the solderer bumps 33 of the chips 31 are disposed in the form of a matrix array including a plurality of columns while designing the substrate 32 so that it does not require any space around such chips 31 thereby avoiding the need to appreciably make larger the chips 31 and substrate 32.
  • [0148] Embodiment 3
  • FIGS. [0149] 32-33 are drawings for explanation of a semiconductor device in accordance with an embodiment 3 of the present invention. FIG. 32 is a schematical plan view diagram in the state that chips are mounted on a substrate, and FIG. 33 shows a sectional view of the structure of FIG. 32 as taken along line E-E′.
  • The semiconductor device of this embodiment is arranged as a BGA surface-mount type package in the same way as in said [0150] embodiment 1 , wherein the former is different from the latter in pad layout on chips—that is, this embodiment is designed to employ the so-called peripheral pad layout structure with on-chip pads disposed along the opposite sides at peripheral portions of neighboring chips.
  • More specifically, as shown in FIG. 33, the BGA surface-mount type package of this embodiment is generally configured from four [0151] chips 41 each with a memory circuit formed thereon, a substrate 42 mounting thereon these four chips 41, wires 43 for use in connecting together pads on this substrate 42 and pads on the chips 41, solderer balls 44 provided on the back surface of the substrate 42, a sealing material 45 for molding the chips 41 as mounted on substrate 42 and the wires 43, and the like. This structure is substantially the same as said embodiment 1 except that pads 46 on chips 41 are disposed along the opposite sides in the long-side direction.
  • As in said [0152] embodiment 1, the embodiment shown herein is also designed so that four chips 41 each having a substantially rectangular planar shape are mounted on the substrate 42 of a substantially rectangular planar shape in such a manner that these chips are disposed in a matrix of two rows and two columns on the substrate surface, as shown in FIG. 32. This matrix array of these four chips 41 includes an upper pair of chips and a lower chip pair, which are laid out in linear symmetry with respect to the center line extending in the long-side direction of the substrate 42.
  • In addition, the plurality of [0153] pads 46 are laid out on the surface of each chip 41 along the opposite sides in the long-side direction. These pads 46 are disposed so that address-use solderer bumps 46 a of address signals and controlling pads 46 b of control signals are placed on the center side in the long-side direction of the substrate 42 for common use or “commonization” of such address signals and control signals. On the other hand, input/output pads 46 c of input/output data are disposed so that they are located on the other side along the opposing side on each chip 41—i.e. on the peripheral side in the long-side direction of the substrate 42.
  • Further, [0154] respective pads 47 on the substrate 42 are arranged similarly to the pads 46 on the chips 41 in such a manner that addressing pads 47 a of address signals and control lands 47 b of control signals are disposed on the center side in the long-side direction of the substrate 42 whereas input/output pads 47 c of input/output data are laid out on the peripheral side in the long-side direction of the substrate 42.
  • Accordingly, with the BGA surface-mount type package of this embodiment, it is possible to obtain similar advantages to those of said [0155] embodiment 1 while simultaneously enabling the package to decrease in size as compared to said embodiment 1 because of the fact that the pads 46 of the chips 41 are disposed along the opposite sides thereby avoiding the need to appreciably make larger the chips 41.
  • It must be noted that the [0156] chips 41 of said peripheral pad layout structure may be modified to have what is called the “mirror chip” wherein the pads 46 as disposed along the opposite sides are inverted in function assignment. This mirror chip will be effective in cases where signal transfer lines are made equal in lead length.
  • Although the invention as made by the present inventors as named herein has been practically explained on the basis of several embodiments thereof, the present invention should not be limited only to such embodiments and may be freely modified and altered into a variety of forms without departing from the true spirit and scope of the invention. [0157]
  • For example, said embodiments stated supra are arranged to exemplarily employ the BGA surface-mount type package(s); however, the principal concepts of the invention may also be applied without any significant alteration to other packaging structures with external terminals disposed on the back surface of a substrate, including but not limited to land grid array (LGA), chip size package (CSP), and other similar suitable structures. [0158]
  • In addition, the requisite number of those chips mounted on the substrate should not be limited only to four—in cases where two, three or five or more chips are to be mounted thereon, similar effects and advantages may be obtained by taking into consideration the layout of address signals and control signals plus input/output data in the way discussed in conjunction with said embodiments. [0159]
  • Further, the circuitry as formed on the chips should not be limited only to the SDRAM, and obviously the invention may also be applied to other memory circuits, including DRAMs, SRAMS, etc. [0160]
  • Furthermore, the substrate should not be limited only to the four-layer lamination structure and may alternatively be designed to have a lamination structure of five or more layers; still further, a tape of multilayer structure is employable which includes metal thin-films made of copper (Cu) on a respective one of tape-shaped layers made of resin materials such as polyimide. In the case of this tape substrate used, such substrate may be wound for processing into a reel-like shape at assembly process steps. [0161]
  • Moreover, the function assignment of those connection terminals of address signals and control signals plus input/output data as disposed on the substrate should not be limited to said one as shown in the drawings; detailed assignment is modifiable in each of an ensemble of address/control signals laid out to place on the center side of the substrate and a collection of input/output data disposed on the peripheral side of the substrate. [0162]
  • Additionally, while the present invention is effectively adaptable for use in memory packages mounting a plurality of chips each with memory circuitry formed thereon, the invention may also be applied to other semiconductor devices such as system LSIs with different types of chips mounted together in combination in a single package, including but not limited to a microprocessor or microcomputer chip and multiple data storage circuit chips operatively associated therewith. [0163]
  • (Advantages of the Invention][0164]
  • Several effects and advantages obtainable by the representative ones of the inventions as disclosed herein are as follows. [0165]
  • (1) It becomes possible to improve the degree of freedom or flexibility of railing those wiring leads for use in connection from respective chips via a substrate up to external terminals because it is possible to collectively dispose address leads on the center side of the substrate, by specifically arranging four separate chips on the substrate in the form of a matrix consisting of rows and columns in such a manner that one of a pair of short sides of each chip is laid out adjacent to a corresponding one of a pair of short sides of its neighboring chip to ensure that respective addressing pads of each chip are placed on the center side on the plane of such substrate while permitting corresponding pads in respective address pads of respective chips to be commonly coupled together to an external terminal. [0166]
  • (2) By employing a specific arrangement wherein the substrate is of a multilayer lamination structure having wiring leads in a plurality of layers while providing a first lead layer extending in the short-side direction of the substrate for electrically separating or insulating between those address pads of certain chips as disposed in the short-side direction of the substrate and also providing a second lead layer different from the first lead layer and extending in the long-side direction of the substrate for electrically insulating between address pads of specified chips as disposed in the long-side direction of the substrate with each layer being electrically connected by more than one through-hole filled with a conductive material, it is possible to dispose on each layer of the substrate a railing pattern of certain wiring leads adjacent ones of which can contact each other in the planar direction resulting in occurrence of interference; accordingly, in combination with said [0167]
  • (1) it becomes possible to improve the flexibility of arranging those wiring leads for connection from respective chips via a substrate up to external terminals. [0168]
  • (3) Disposing the pads on the substrate along outside of a pair of long sides of each chip makes it possible to perform bonding processes of bonding wires from the pads on each chip to the pads on the substrate in a way such that to-be-bonded portions are distributed between the right side and left side, which in turn makes it possible to readily perform the intended railing of leads during wire bonding processes. [0169]
  • (4) Forming more than one penetration hole or aperture in the substrate makes it possible for moisture vapor occurring due to thermal processing at solderer-reflow process steps to successfully escape from the top surface side of the substrate toward the bottom or back surface side thereof in cases where problems occur in reflow characteristics in combination of members used. [0170]
  • (5) Applying the first bonding to the pads on the substrate while applying the second bonding to the pads on the chips makes it possible to improve the distance margin between the chips and the bonding wires in the event that the lateral sides of such chips are in close proximity in position to the pads on the substrate due to a limitation to external shape. [0171]
  • (6) Forcing the bonding wires to rise up on the first bonding side makes it possible to reduce by utilizing the height of chip the height of such bonding wires as measured from the surface of the substrate. [0172]
  • (7) Forming metal balls on the pads on chips for permitting the second bonding to be applied to such metal balls makes it possible to prevent damages to electrical lead patterns on such chips. [0173]
  • (8) By specifically designing respective chip and the substrate supporting them thereon so that these are respectively arranged to have option-use pads with bonding option functionalities capable of switching between ×16 and ×8 input/output bit configurations, it is possible to permit each chip to offer ×16 or ×8 input/output bit configuration through changeover of the bonding of those option-use pads on each chip and the substrate, which in turn makes it possible by using the same chips and substrate to arrange the intended ×64 or ×32 input/output bit configuration. [0174]
  • (9) Letting the address terminals of the external terminals be laid out at the center part of a pair of long sides of the substrate while disposing input/output terminals at the corners thereof makes it possible, in case a module arrangement is required, to dispose packages into a lateral array, which in turn enables facilitation of “moduling” resign activities. [0175]
  • (10) Due to said (1) to (9), when one-packaging of a plurality of chips, it becomes possible to achieve the intended semiconductor device suitable for use in accommodating the quest for larger capacities, by mounting four separate chips on a substrate in the form of a 2D matrix of two rows and two columns in the planar direction. [0176]

Claims (18)

What is claimed is:
1. A semiconductor device comprising four chips each having on its surface a memory circuit and a plurality of pads including a plurality of address pads for use in inputting address signals of said memory circuit along with a plurality of input/output pads for inputting and outputting input/output data and also having a pair of long sides and a pair of short sides, a substrate supporting thereon said four chips and having on its surface a plurality of pads including address pads and input/output pads as electrically connected to respective ones of the address pads and input/output pads of said four chips, and a plurality of external terminals being electrically connected to the address pads and input/output pads on said substrate and including address terminals and input/output terminals as provided on a bottom surface of said substrate,
said four chips are disposed on said substrate in form of an array of rows and columns, the plurality of address pads of each of said four chips are disposed adjacent to one side of said pair of short sides, said plurality of input/output pads are disposed and spaced apart from one side of said pair of short sides toward the other side of said pair of short sides when compared to said plurality of address pads, one of the pair of short sides of each of said four chips is disposed adjacent to one of the pair of short sides of its neighboring chip to permit the plurality of address pads of each of said four chips are placed at central part on a plane of said substrate, corresponding pads in the plurality of address pads of each of said four chips are commonly connected together to said address terminals of said external terminals, and the plurality of input/output pads of each of said four chips are connected to said input/output terminals of said external terminals independently of one another in units of respective chips.
2. The semiconductor device according to claim 1, said substrate is of a polygonal shape having a pair of long sides and a pair of short sides, said substrate has a multilayered wiring lead structure with electrical leads of a plurality of layers, said four chips are laid out into a matrix of two rows in a direction along the short sides of said substrate and two columns in a long side direction, address pads of chips laid out in the short side direction of said substrate are electrically connected together by a first lead layer extending in the short side direction of said substrate, and address pads of chips laid out in the long side direction of said substrate are electrically connected together by a second lead layer being different from said first lead layer and extending in the long side direction of said substrate.
3. The semiconductor device according to claim 2, said first lead layer is an uppermost layer among the plurality of lead layers of said substrate, said second lead layer is a lowermost layer among the plurality of lead layers of said substrate, and said first lead layer and said second lead layer are electrically connected together by more than one through-hole filled with a conductive material as formed in said substrate.
4. The semiconductor device according to claim 3, said external terminals have lands used for connection of solderer balls, said second lead layer is the same in level as the lands of said external terminals, and all of the lads of said external terminals are disposed on a bottom surface of said substrate in an area outside of said second lead layer.
5. The semiconductor device according to claim 4, said substrate is of a rectangular shape, said address terminals of said external terminals are laid out at central part of a pair of long sides of said substrate of rectangular shape, and said input/output terminals of said external terminals are disposed at corner portions of said substrate.
6. The semiconductor device according to claim 5, more than one control pad for use in inputting a control signal of said memory circuit is further provided on each said chip, one of each pair of short sides of said four chips is disposed adjacent to a corresponding one of its neighboring chip to permit each control pad on each said chip to be placed on a center side on the plane of said substrate, each said control pad is commonized and connected to a control terminal of said external terminals, and said control terminal is disposed at central part of a long side of said substrate.
7. The semiconductor device as recited in claim 1, characterized in that the pads on each said chip are laid out into a linear array along a long side direction of each said chip at central part thereof.
8. The semiconductor device as recited in claim 1, characterized in that the pads on each said chip are laid out along the pair of long sides of each said chip.
9. The semiconductor device according to claim 1, the pads on each said chip are disposed along outside of the pair of long sides of each said chip.
10. The semiconductor device according to claim 1, each said chip is mounted on said substrate via a die-bonding material, the pads on each said chip are connected by bonding wires to the pads on said substrate, each said chip mounted on said substrate and said bonding wires are structurally arranged to be molded by a resin material, and said substrate is provided with a penetration hole for permitting escape of moisture vapor occurring due to thermal processing during solderer reflow processes.
11. The semiconductor device according to claim 10, a step-like surface configuration correcting member made of a dielectric material is disposed at peripheral part of the penetration hole of said substrate.
12. The semiconductor device according to claim 10, said die-bonding material is prevented from being disposed at the periphery of the penetration hole of said substrate.
13. The semiconductor device according to claim 1, each said chip is mounted on said substrate by a face-down structure, and each said chip and said substrate are coupled together by flip chip bonding techniques using metallic balls to have a structure with a resin material filled between a surface of each said chip and said substrate.
14. A semiconductor device comprising four chips each having on its surface a memory circuit and a plurality of pads including a plurality of address pads for use in inputting address signals of said memory circuit along with a plurality of input/output pads for inputting and outputting input/output data and also having a pair of long sides and a pair of short sides, a substrate supporting thereon said four chips and having on its surface a plurality of pads-including address pads and input/output pads as electrically connected to respective ones of the address pads and input/output pads of said four chips, and a plurality of external terminals being electrically connected to the address pads and input/output pads on said substrate and including address terminals and input/output terminals as provided on a bottom surface of said substrate,
said four chips are disposed in a linear symmetrical fashion on said substrate in form of an array of rows and columns, the plurality of address pads of each of said four chips are disposed adjacent to one side of said pair of short sides, said plurality of input/output pads are disposed and spaced apart from one side of said pair of short sides toward the other side of said pair of short sides when compared to said plurality of address pads, one of the pair of short sides of each of said four chips is disposed adjacent to one of the pair of short sides of its neighboring chip to permit the plurality of address pads of each of said four chips are placed at central part on a plane of said substrate, corresponding pads in the plurality of address pads of each of said four chips are commonly connected together to said address terminals of said external terminals, and the plurality of input/output pads of each of said four chips are connected to said input/output terminals of said external terminals independently of one another in units of respective chips.
15. A semiconductor device comprising four chips each having on its surface a memory circuit and a plurality of pads including a plurality of address pads for use in inputting address signals of said memory circuit along with a plurality of input/output pads for inputting and outputting input/output data and also having a pair of long sides and a pair of short sides, a substrate supporting thereon said four chips and having on its surface a plurality of pads including address pads and input/output pads as electrically connected to respective ones of the address pads and input/output pads of said four chips, and a plurality of external terminals being electrically connected to the address pads and input/output pads on said substrate and including address terminals and input/output terminals as provided on a bottom surface of said substrate,
said four chips are each such that said input/output pads are of ×16 input/output bit configuration, corresponding pads in respective plurality of address pads of each of said four chips are connected in common to said address terminals of said external terminals, and the plurality of input/output pads of each of said four chips are connected to said input/output terminals of said external terminals in a way independent per each chip and are thus caused by said four chips to have ×64 input/output bit configuration.
16. The semiconductor device according to claim 15, said four chips each have an option-use pad with a bonding option function capable of permitting said input/output bit configuration to switch between ×16 and ×8, said substrate has an option-use pad with a bonding option function capable of letting said input/output bit configuration switch between ×16 and ×8, switching between the option-use pad on each said chip and the option-use pad on said substrate allows each of said four chips to exhibit either one of the ×16- and ×8-input/output bit configurations, and one of ×64- and ×32-input/output bit configurations is established by said four chips.
17. A semiconductor device including specified circuitry, a chip having on its surface a plurality of pads for use in inputting and outputting respective signals of said circuitry, and a substrate having on its surface a plurality of pads being electrically connected to the pads on said chip respectively, and a plurality of external terminals as electrically connected to the pads on said substrate respectively,
the pads on said chip and the pads on said substrate are structurally arranged so that they are connected together by bonding wires, first bonding is performed to the pads on said substrate, and second bonding is done to the pads on said chip.
18. The semiconductor device according to claim 17, metal balls are preformed at the pads on said chip, and said second bonding is applied to part overlying said metal balls.
US10/024,011 1999-05-06 2001-12-21 Semiconductor device Expired - Lifetime US6452266B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/024,011 US6452266B1 (en) 1999-05-06 2001-12-21 Semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP11-125909 1999-05-06
JP11125909A JP2000315776A (en) 1999-05-06 1999-05-06 Semiconductor device
US09/563,455 US6388318B1 (en) 1999-05-06 2000-05-03 Surface mount-type package of ball grid array with multi-chip mounting
US10/024,011 US6452266B1 (en) 1999-05-06 2001-12-21 Semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/563,455 Continuation US6388318B1 (en) 1999-05-06 2000-05-03 Surface mount-type package of ball grid array with multi-chip mounting

Publications (2)

Publication Number Publication Date
US20020043719A1 true US20020043719A1 (en) 2002-04-18
US6452266B1 US6452266B1 (en) 2002-09-17

Family

ID=14921924

Family Applications (4)

Application Number Title Priority Date Filing Date
US09/563,455 Expired - Lifetime US6388318B1 (en) 1999-05-06 2000-05-03 Surface mount-type package of ball grid array with multi-chip mounting
US10/024,011 Expired - Lifetime US6452266B1 (en) 1999-05-06 2001-12-21 Semiconductor device
US10/024,364 Expired - Lifetime US6617196B2 (en) 1999-05-06 2001-12-21 Semiconductor device
US10/024,012 Abandoned US20020053732A1 (en) 1999-05-06 2001-12-21 Semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/563,455 Expired - Lifetime US6388318B1 (en) 1999-05-06 2000-05-03 Surface mount-type package of ball grid array with multi-chip mounting

Family Applications After (2)

Application Number Title Priority Date Filing Date
US10/024,364 Expired - Lifetime US6617196B2 (en) 1999-05-06 2001-12-21 Semiconductor device
US10/024,012 Abandoned US20020053732A1 (en) 1999-05-06 2001-12-21 Semiconductor device

Country Status (4)

Country Link
US (4) US6388318B1 (en)
JP (1) JP2000315776A (en)
KR (1) KR100642130B1 (en)
TW (1) TW501269B (en)

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060202317A1 (en) * 2005-03-14 2006-09-14 Farid Barakat Method for MCP packaging for balanced performance
WO2010104703A1 (en) * 2009-03-12 2010-09-16 Apple Inc. Flexible packaging for chip-on-chip and package-on-package technologies
TWI458059B (en) * 2011-10-03 2014-10-21 Invensas Corp Stub minimization using duplicate sets of terminals for wirebond assemblies without windows
TWI459537B (en) * 2011-10-03 2014-11-01 Invensas Corp Stub minimization for wirebond assemblies without windows
US8981547B2 (en) 2011-10-03 2015-03-17 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
US9070423B2 (en) 2013-06-11 2015-06-30 Invensas Corporation Single package dual channel memory with co-support
US20150214172A1 (en) * 2014-01-29 2015-07-30 Eorex Corporation Memory and layout method of memory ball pads
US9224431B2 (en) 2011-10-03 2015-12-29 Invensas Corporation Stub minimization using duplicate sets of signal terminals
US9281296B2 (en) 2014-07-31 2016-03-08 Invensas Corporation Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design
US9281271B2 (en) 2011-10-03 2016-03-08 Invensas Corporation Stub minimization using duplicate sets of signal terminals having modulo-x symmetry in assemblies without wirebonds to package substrate
US9287195B2 (en) 2011-10-03 2016-03-15 Invensas Corporation Stub minimization using duplicate sets of terminals having modulo-x symmetry for wirebond assemblies without windows
US9287216B2 (en) 2011-07-12 2016-03-15 Invensas Corporation Memory module in a package
US9368477B2 (en) 2012-08-27 2016-06-14 Invensas Corporation Co-support circuit panel and microelectronic packages
US9373565B2 (en) 2011-10-03 2016-06-21 Invensas Corporation Stub minimization for assemblies without wirebonds to package substrate
US9377824B2 (en) 2011-10-03 2016-06-28 Invensas Corporation Microelectronic assembly including memory packages connected to circuit panel, the memory packages having stub minimization for wirebond assemblies without windows
US9443823B2 (en) 2014-05-12 2016-09-13 Micron Technology, Inc. Semiconductor device including filling material provided in space defined by three semiconductor chips
US9484080B1 (en) 2015-11-09 2016-11-01 Invensas Corporation High-bandwidth memory application with controlled impedance loading
US9679613B1 (en) 2016-05-06 2017-06-13 Invensas Corporation TFD I/O partition for high-speed, high-density applications
US9691437B2 (en) 2014-09-25 2017-06-27 Invensas Corporation Compact microelectronic assembly having reduced spacing between controller and memory packages
US20190081019A1 (en) * 2017-09-13 2019-03-14 Taiyo Yuden Co., Ltd. Electronic component

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2960560B2 (en) * 1991-02-28 1999-10-06 株式会社日立製作所 Microelectronic equipment
KR100380409B1 (en) * 2001-01-18 2003-04-11 삼성전자주식회사 Pad Arrangement in Semiconductor Memory Device AND Method for driving the Semiconductor Device
US6882046B2 (en) * 2001-07-09 2005-04-19 Koninklijke Phillips Electronics N.V. Single package containing multiple integrated circuit devices
JP5004385B2 (en) * 2001-08-03 2012-08-22 ルネサスエレクトロニクス株式会社 Semiconductor memory chip and semiconductor memory device using the same
JP2003204030A (en) * 2002-01-07 2003-07-18 Hitachi Ltd Semiconductor device and its manufacturing method
TW533517B (en) * 2002-02-26 2003-05-21 Silicon Integrated Sys Corp Substrate for semiconductor package
US6748576B2 (en) * 2002-05-24 2004-06-08 Lsi Logic Corporation Active trace rerouting
JP2004071947A (en) 2002-08-08 2004-03-04 Renesas Technology Corp Semiconductor device
US7034387B2 (en) * 2003-04-04 2006-04-25 Chippac, Inc. Semiconductor multipackage module including processor and memory package assemblies
US7550842B2 (en) 2002-12-12 2009-06-23 Formfactor, Inc. Integrated circuit assembly
JP2004221215A (en) * 2003-01-14 2004-08-05 Renesas Technology Corp Semiconductor device
US6897562B2 (en) * 2003-04-11 2005-05-24 Motorola Corporation Electronic component and method of manufacturing same
DE102004013681B3 (en) * 2004-03-18 2005-11-17 Infineon Technologies Ag Semiconductor module with a coupling substrate and method of making the same
US7498647B2 (en) * 2004-06-10 2009-03-03 Micron Technology, Inc. Packaged microelectronic imagers and methods of packaging microelectronic imagers
KR100585150B1 (en) * 2004-07-01 2006-05-30 삼성전자주식회사 Semiconductor device capable of improving signal transmission characteristics
JP3774468B2 (en) * 2004-07-26 2006-05-17 株式会社システム・ファブリケーション・テクノロジーズ Semiconductor device
US7402442B2 (en) * 2005-12-21 2008-07-22 International Business Machines Corporation Physically highly secure multi-chip assembly
KR100725458B1 (en) * 2005-12-23 2007-06-07 삼성전자주식회사 Multi-chip package of common temperature compensated self refresh signal
US20070164428A1 (en) * 2006-01-18 2007-07-19 Alan Elbanhawy High power module with open frame package
JP2007266329A (en) * 2006-03-29 2007-10-11 Fujitsu Ltd Circuit board and electronic apparatus having it
KR100780691B1 (en) * 2006-03-29 2007-11-30 주식회사 하이닉스반도체 Folding chip planr stack package
DE102006042775B3 (en) * 2006-09-12 2008-03-27 Qimonda Ag Circuit module and method for manufacturing a circuit module
JP2009105139A (en) * 2007-10-22 2009-05-14 Shinko Electric Ind Co Ltd Wiring board and manufacturing method thereof, and semiconductor device
KR20090088640A (en) * 2008-02-15 2009-08-20 삼성전자주식회사 Method for assembling semiconductor package
JP2009200101A (en) 2008-02-19 2009-09-03 Liquid Design Systems:Kk Semiconductor chip and semiconductor device
KR101660430B1 (en) * 2009-08-14 2016-09-27 삼성전자 주식회사 Semiconductor package
US8014166B2 (en) * 2008-09-06 2011-09-06 Broadpak Corporation Stacking integrated circuits containing serializer and deserializer blocks using through silicon via
US7956457B2 (en) * 2008-12-02 2011-06-07 General Electric Company System and apparatus for venting electronic packages and method of making same
US20100194465A1 (en) * 2009-02-02 2010-08-05 Ali Salih Temperature compensated current source and method therefor
US8502390B2 (en) 2011-07-12 2013-08-06 Tessera, Inc. De-skewed multi-die packages
US8513817B2 (en) 2011-07-12 2013-08-20 Invensas Corporation Memory module in a package
US8436457B2 (en) 2011-10-03 2013-05-07 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
US8441111B2 (en) 2011-10-03 2013-05-14 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
JP5964438B2 (en) * 2011-10-03 2016-08-03 インヴェンサス・コーポレイション Stub minimization using a dual set of signal terminals in the assembly without wire bonding to the package substrate
KR20140069343A (en) 2011-10-03 2014-06-09 인벤사스 코포레이션 Stub minimization with terminal grids offset from center of package
WO2013165387A1 (en) * 2012-05-01 2013-11-07 Hewlett-Packard Development Company, L.P. Packaged memory dies that share a chip select line
US8848391B2 (en) 2012-08-27 2014-09-30 Invensas Corporation Co-support component and microelectronic assembly
US8848392B2 (en) 2012-08-27 2014-09-30 Invensas Corporation Co-support module and microelectronic assembly
US8787034B2 (en) 2012-08-27 2014-07-22 Invensas Corporation Co-support system and microelectronic assembly
KR102104060B1 (en) * 2013-04-29 2020-04-23 삼성전자 주식회사 POP(Package On Package) semiconductor structure
JP2015109408A (en) 2013-10-22 2015-06-11 マイクロン テクノロジー， インク． Composite chip, semiconductor device, and manufacturing method of semiconductor device
US9123555B2 (en) 2013-10-25 2015-09-01 Invensas Corporation Co-support for XFD packaging
US11004778B1 (en) * 2018-09-28 2021-05-11 Marvell Israel (M.I.S.L) Ltd. Polygonal BGA semiconductor package
JP2021089932A (en) * 2019-12-03 2021-06-10 キオクシア株式会社 Semiconductor storage device
CN114121873A (en) 2020-08-25 2022-03-01 美光科技公司 Apparatus and system having ball grid array and related microelectronic device and device package

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07147386A (en) * 1993-09-29 1995-06-06 Toshiba Micro Electron Kk Semiconductor device and its manufacturing method and apparatus used for it
US6014586A (en) * 1995-11-20 2000-01-11 Pacesetter, Inc. Vertically integrated semiconductor package for an implantable medical device
JPH09307058A (en) * 1996-05-14 1997-11-28 Hitachi Ltd Semiconductor device and an electronic device using the same
JPH1117099A (en) 1996-11-12 1999-01-22 T I F:Kk Memory module
JP3799120B2 (en) 1997-03-11 2006-07-19 株式会社タイセー High capacity memory module
JP3309764B2 (en) * 1997-04-25 2002-07-29 松下電器産業株式会社 Wire bonding method

Cited By (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060202317A1 (en) * 2005-03-14 2006-09-14 Farid Barakat Method for MCP packaging for balanced performance
WO2010104703A1 (en) * 2009-03-12 2010-09-16 Apple Inc. Flexible packaging for chip-on-chip and package-on-package technologies
US8097956B2 (en) 2009-03-12 2012-01-17 Apple Inc. Flexible packaging for chip-on-chip and package-on-package technologies
US8470613B2 (en) 2009-03-12 2013-06-25 Apple Inc. Flexible packaging for chip-on-chip and package-on-package technologies
US9508629B2 (en) 2011-07-12 2016-11-29 Invensas Corporation Memory module in a package
US9287216B2 (en) 2011-07-12 2016-03-15 Invensas Corporation Memory module in a package
US8981547B2 (en) 2011-10-03 2015-03-17 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
US9377824B2 (en) 2011-10-03 2016-06-28 Invensas Corporation Microelectronic assembly including memory packages connected to circuit panel, the memory packages having stub minimization for wirebond assemblies without windows
US10032752B2 (en) 2011-10-03 2018-07-24 Invensas Corporation Microelectronic package having stub minimization using symmetrically-positioned duplicate sets of terminals for wirebond assemblies without windows
TWI463608B (en) * 2011-10-03 2014-12-01 Invensas Corp Stub minimization using duplicate sets of terminals for wirebond assemblies without windows
US9224431B2 (en) 2011-10-03 2015-12-29 Invensas Corporation Stub minimization using duplicate sets of signal terminals
US10692842B2 (en) 2011-10-03 2020-06-23 Invensas Corporation Microelectronic package including microelectronic elements having stub minimization for wirebond assemblies without windows
US9281271B2 (en) 2011-10-03 2016-03-08 Invensas Corporation Stub minimization using duplicate sets of signal terminals having modulo-x symmetry in assemblies without wirebonds to package substrate
US9287195B2 (en) 2011-10-03 2016-03-15 Invensas Corporation Stub minimization using duplicate sets of terminals having modulo-x symmetry for wirebond assemblies without windows
TWI459537B (en) * 2011-10-03 2014-11-01 Invensas Corp Stub minimization for wirebond assemblies without windows
US9679876B2 (en) 2011-10-03 2017-06-13 Invensas Corporation Microelectronic package having at least two microelectronic elements that are horizontally spaced apart from each other
US9373565B2 (en) 2011-10-03 2016-06-21 Invensas Corporation Stub minimization for assemblies without wirebonds to package substrate
US9679838B2 (en) 2011-10-03 2017-06-13 Invensas Corporation Stub minimization for assemblies without wirebonds to package substrate
US9423824B2 (en) 2011-10-03 2016-08-23 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
US10643977B2 (en) 2011-10-03 2020-05-05 Invensas Corporation Microelectronic package having stub minimization using symmetrically-positioned duplicate sets of terminals for wirebond assemblies without windows
US9530458B2 (en) 2011-10-03 2016-12-27 Invensas Corporation Stub minimization using duplicate sets of signal terminals
US10090280B2 (en) 2011-10-03 2018-10-02 Invensas Corporation Microelectronic package including microelectronic elements having stub minimization for wirebond assemblies without windows
US9496243B2 (en) 2011-10-03 2016-11-15 Invensas Corporation Microelectronic assembly with opposing microelectronic packages each having terminals with signal assignments that mirror each other with respect to a central axis
TWI458059B (en) * 2011-10-03 2014-10-21 Invensas Corp Stub minimization using duplicate sets of terminals for wirebond assemblies without windows
US9515053B2 (en) 2011-10-03 2016-12-06 Invensas Corporation Microelectronic packaging without wirebonds to package substrate having terminals with signal assignments that mirror each other with respect to a central axis
US9368477B2 (en) 2012-08-27 2016-06-14 Invensas Corporation Co-support circuit panel and microelectronic packages
US9460758B2 (en) 2013-06-11 2016-10-04 Invensas Corporation Single package dual channel memory with co-support
US9070423B2 (en) 2013-06-11 2015-06-30 Invensas Corporation Single package dual channel memory with co-support
US20150214172A1 (en) * 2014-01-29 2015-07-30 Eorex Corporation Memory and layout method of memory ball pads
US9443823B2 (en) 2014-05-12 2016-09-13 Micron Technology, Inc. Semiconductor device including filling material provided in space defined by three semiconductor chips
US9281296B2 (en) 2014-07-31 2016-03-08 Invensas Corporation Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design
US9691437B2 (en) 2014-09-25 2017-06-27 Invensas Corporation Compact microelectronic assembly having reduced spacing between controller and memory packages
US10026467B2 (en) 2015-11-09 2018-07-17 Invensas Corporation High-bandwidth memory application with controlled impedance loading
US9484080B1 (en) 2015-11-09 2016-11-01 Invensas Corporation High-bandwidth memory application with controlled impedance loading
US9928883B2 (en) 2016-05-06 2018-03-27 Invensas Corporation TFD I/O partition for high-speed, high-density applications
US9679613B1 (en) 2016-05-06 2017-06-13 Invensas Corporation TFD I/O partition for high-speed, high-density applications
US20190081019A1 (en) * 2017-09-13 2019-03-14 Taiyo Yuden Co., Ltd. Electronic component
US10580750B2 (en) * 2017-09-13 2020-03-03 Taiyo Yuden Co., Ltd. Electronic component

Also Published As

Publication number Publication date
US6452266B1 (en) 2002-09-17
US20020053732A1 (en) 2002-05-09
US6388318B1 (en) 2002-05-14
JP2000315776A (en) 2000-11-14
US6617196B2 (en) 2003-09-09
KR100642130B1 (en) 2006-11-13
US20020056911A1 (en) 2002-05-16
TW501269B (en) 2002-09-01
KR20010049316A (en) 2001-06-15

Similar Documents

Publication Publication Date Title
US6388318B1 (en) Surface mount-type package of ball grid array with multi-chip mounting
US9761563B2 (en) Multi-chip package having a stacked plurality of different sized semiconductor chips, and method of manufacturing the same
KR0147259B1 (en) Stack type semiconductor package and method for manufacturing the same
US5598033A (en) Micro BGA stacking scheme
US6091143A (en) Stacked leads-over chip multi-chip module
US5780925A (en) Lead frame package for electronic devices
US9355996B2 (en) Microelectronic package with consolidated chip structures
TW200406052A (en) Semiconductor package
US7355272B2 (en) Semiconductor device with stacked semiconductor chips of the same type
JP2007504676A (en) Stacked electronic assembly
KR20030055832A (en) Stack Semiconductor Chip Package Having Multiple I/O Pins and Lead Frame Suitable For Use in Such a Stack Semiconductor Chip Package
KR20080051463A (en) High i/o semiconductor chip with the memory chip connected to processor chip by through electrode arranged in scribe lane and method for fabricating the same
JP2000101016A (en) Semiconductor integrated circuit device
US6121681A (en) Semiconductor device
KR20180067695A (en) High Bandwidth Memory Applications with Controlled Impedance Load
US6791193B2 (en) Chip mounting substrate, first level assembly, and second level assembly
US11791303B2 (en) Semiconductor package including semiconductor chips
KR20220000285A (en) Semiconductor package
KR100300496B1 (en) chip size stack package
KR100583493B1 (en) Semiconductor package
JPH10242190A (en) Memory module
KR20010068589A (en) Chip scale stack package
KR20010058584A (en) Semiconductor package
KR20060075432A (en) Stack package
US20080079133A1 (en) Stack type semiconductor device package

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: AKITA ELECTRONICS CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IWAYA, AKIHIKO;SUGANO, TOSHIO;HATANO, SUSUMU;AND OTHERS;REEL/FRAME:018194/0661;SIGNING DATES FROM 20000228 TO 20000307

Owner name: HITACHI, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IWAYA, AKIHIKO;SUGANO, TOSHIO;HATANO, SUSUMU;AND OTHERS;REEL/FRAME:018194/0661;SIGNING DATES FROM 20000228 TO 20000307

AS Assignment

Owner name: AKITA ELECTRONICS SYSTEMS CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI, LTD.;REEL/FRAME:018268/0742

Effective date: 20060908

Owner name: AKITA ELECTRONICS SYSTEMS CO., LTD., JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:AKITA ELECTIONICS, CO., LTD.;REEL/FRAME:018268/0744

Effective date: 20020401

AS Assignment

Owner name: ELPIDA MOMORY, INC., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AKITA ELECTRONICS SYSTEMS CO., LTD.;REEL/FRAME:018616/0033

Effective date: 20061001

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: ELPIDA MEMORY INC., JAPAN

Free format text: SECURITY AGREEMENT;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:032414/0261

Effective date: 20130726

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: PS4 LUXCO S.A.R.L., LUXEMBOURG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ELPIDA MEMORY, INC.;REEL/FRAME:032900/0568

Effective date: 20130726

AS Assignment

Owner name: PS5 LUXCO S.A.R.L., LUXEMBOURG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:039818/0506

Effective date: 20130829

Owner name: LONGITUDE SEMICONDUCTOR S.A.R.L., LUXEMBOURG

Free format text: CHANGE OF NAME;ASSIGNOR:PS5 LUXCO S.A.R.L.;REEL/FRAME:039793/0880

Effective date: 20131112

AS Assignment

Owner name: LONGITUDE LICENSING LIMITED, IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LONGITUDE SEMICONDUCTOR S.A.R.L.;REEL/FRAME:046867/0248

Effective date: 20180731