US20020041521A1 - Sense amplifier output control circuit - Google Patents
Sense amplifier output control circuit Download PDFInfo
- Publication number
- US20020041521A1 US20020041521A1 US09/972,036 US97203601A US2002041521A1 US 20020041521 A1 US20020041521 A1 US 20020041521A1 US 97203601 A US97203601 A US 97203601A US 2002041521 A1 US2002041521 A1 US 2002041521A1
- Authority
- US
- United States
- Prior art keywords
- signal
- output
- logical operating
- sense amplifier
- operating element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/065—Differential amplifiers of latching type
Definitions
- the present invention relates to a semiconductor memory device and, more particularly, to a sense amplifier output control circuit.
- FIG. 1 is a schematic diagram of a conventional sense amplifier and sense amplifier output control circuit.
- the sense amplifier 11 compares an input signal IN with a reference signal REF and generates a sense-amplifier-output (SAOUT) signal in response to a sense-amplifier-enable-bar (SAENb) signal.
- a first NMOS transistor N 11 transfers the SAOUT signal to a latch circuit 12 in response to a latch-enable (LATCHEN) signal.
- the latch circuit 12 comprises three inverters I 11 , I 12 and I 13 .
- the SAOUT signal transferred to the latch circuit 12 through the first NMOS transistor N 11 , is delayed by the first inverter I 11 and the second inverter I 12 for a predetermined time.
- the delayed SAOUT signal is inverted by the third inverter I 13 .
- the output signal from the latch circuit 12 is transferred to the output terminal OUT through a second NMOS transistor N 12 driven by an output-enable (OUTEN) signal.
- the OUTEN signal is inverted by a fourth inverter I 14 and is inputted to a third NMOS transistor N 13 coupling the output terminal OUT and a ground voltage potential Vss, in order to control the potential of the output terminal OUT.
- the LATCHEN signal is generated in expectation of the output time of the SAOUT signal.
- the first NMOS transistor N 11 is driven by the LATCHEN signal, and the SAOUT signal is stored in the latch circuit 12 .
- the second NMOS transistor N 12 is driven by the OUTEN signal and signals are transferred from the latch circuit 12 to the output terminal OUT. If the level of the OUTEN signal is low, the OUTEN signal is inverted to the high level through the fourth inverter I 14 and the third NMOS transistor N 13 is turned on by the inverted OUTEN signal in order to fix the output terminal OUT to the low level.
- the data output speed depends on the generation time of the LATCHEN signal, and the wrong data may be outputted to the output terminal OUT, if the LATCHEN signal is generated earlier than the SAOUT signal.
- the SAOUT signal is directly transferred to data output terminal OUT without passing the latch circuit 12 .
- the output data may be delayed by tens of nano-seconds even though the correct data is outputted again a little later, because time is needed to drive a large output driver transistor. That is, the prior art has the disadvantage of possible glitches caused by noise.
- a sense amplifier output control circuit comprising a first logical operating means receiving an inverted output of the sense amplifier and a first control signal; a flip-flop means including a second logical operating means and a third logical operating means, wherein the second logical operating means receives signals from the first logical operating means and the third logical operating means, and wherein the third logical operating means receives signals from the second logical operating means and the first control signal; a fourth logical operating means receiving a signal from the flip-flop means and a second control signal; and a fifth logical operating means for inverting a signal from the fourth logical operating means, wherein an output terminal of the fifth logical operating means is connected to an input terminal of the sense amplifier.
- a semiconductor memory device comprising a memory cell; a sense amplifier receiving a signal from the memory cell; a first logical operating means for inverting a signal from the sense amplifier; a second logical operating means for non-disjunction of a signal from the first logical operating means and a first control signal; a flip-flop means receiving a signal from the second logical operating means and the first control signal; a third logical operating means for non-disjunction of a signal from the flip-flop means and a second control signal; and a fourth logical operating means for inverting a signal from the third logical operating means, wherein an output terminal of the fourth logical operating means is connected to an input terminal of the sense amplifier.
- FIG. 1 is a schematic diagram of a conventional sense amplifier and sense amplifier output control circuit
- FIGS. 2A to 2 C are graphs illustrating the output waveforms of the signals generated by the conventional sense amplifier output control circuit
- FIG. 3 is a schematic diagram of a sense amplifier and a sense amplifier output control circuit in accordance with the present invention.
- FIGS. 4A to 4 D are graphs illustrating the output waveforms of the signals generated by the sense amplifier output control circuit of FIG. 3.
- the sense amplifier output control circuit according to the present invention is formed to monitor the output of the sense amplifier and to output high level data, at the moment of changing the output signal of the sense amplifier from a low level to a high level, and to ignore the output of the sense amplifier after the moment of changing.
- the sense amplifier output control circuit according to the present invention is also formed to output a low level of data output signal continuously if the sense-amplifier-output-signal remains at a low level.
- a high level output-enable-signal is inputted to the sense amplifier for stopping the operation of the sense amplifier at the moment of changing the output signal of the sense amplifier from a low level to a high level.
- FIG. 3 is a schematic diagram of the sense amplifier output control circuit according to the present invention.
- a sense amplifier 21 is coupled to a sense-amplifier-output-control-circuit 30 through a first inverter I 21 .
- the sense-amplifier-output-control-circuit 30 comprises a first NOR gate 22 , a flip-flop circuit including a second NOR gate 23 and a third NOR gate 24 , a fourth NOR gate 25 and a second inverter I 22 .
- the first NOR gate 22 receives a signal from the first inverter I 21 and a monitoring-bar-signal MONb, i.e., a first control signal.
- the second NOR gate 23 receives signals from the first inverter I 21 and the third NOR gate 24 and outputs a data-output-bar-signal OUT 2 .
- the third NOR gate 24 receives a signal from the second NOR gate 23 and from the monitoring-bar-signal MONb and outputs a data-output-signal OUT 1 .
- the fourth NOR gate 25 receives a signal from the third NOR gate 24 and a sense-amplifier-enable-signal SAENb, i.e., a second control signal.
- the second inverter I 22 generates an output-enable-bar-signal OUTENb, which is inputted to the sense amplifier.
- the sense amplifier 21 compares an input signal IN with a reference signal REF and generates the sense-amplifier-output-signal SAOUT, and the operation thereof is stopped in response to an output-enable-bar-signal OUTENb.
- the first inverter I 21 is connected to the sense amplifier 21 and receives and inverts the sense-amplifier-output-signal SAOUT.
- the first NOR gate 22 receives a signal from the first inverter I 21 and the monitoring bar signal MONb.
- the high level monitoring-bar-signal MONb and the low level sense-amplifier-output-signal SAOUT are applied to the sense amplifier output control circuit 30 in the following description.
- the low level sense-amplifier-output-signal SAOUT is inverted by the first inverter I 21 .
- the first NOR gate 22 receives the inverted sense-amplifier-output-signal SAOUT from the first inverter I 21 and the high level monitoring-bar-signal MONb and outputs a low level signal.
- the low level signal outputted by the first NOR gate 22 is inverted by the second NOR gate 23 , and a high level data-output-bar-signal OUT 2 is generated by the second NOR gate 23 .
- the third NOR gate 24 receives the high level data-output-bar signal OUT 2 and the monitoring-bar signal MONb and outputs a low level data-output-signal OUT 1 .
- the low level data-output-signal OUT 1 is inputted to the second NOR gate 23 and the fourth NOR gate 25 .
- the fourth NOR gate 25 receives the low level data-output-signal OUT 1 and the sense-amplifier-enable-bar signal SAENb and outputs a signal of high level.
- the second inverter I 22 receives and inverts the signal of high level from the fourth NOR gate 25 to generate the low level output-enable-signal OUTENb.
- the sense amplifier 21 is operated by the low level output-enable-signal OUTENb.
- the high level monitoring-bar-signal MONb and the high level sense-amplifier-output-signal SAOUT are applied to the sense amplifier output control circuit 30 , in the following description.
- the high level sense-amplifier-output-signal SAOUT is inverted by the first inverter I 21 .
- the first NOR gate 22 receives the low level sense-amplifier-output-signal SAOUT from the first inverter I 21 and the high level monitoring-bar-signal MONb and outputs a low level signal.
- the low level signal outputted from the first NOR gate 22 is inverted by the second NOR gate 23 , and a high level data-output-bar-signal OUT 2 is generated by the second NOR gate 23 .
- the third NOR gate 24 receives the high level data-output-bar-signal OUT 2 and the high level monitoring-bar-signal MONb and outputs the low level data-output-signal OUT 1 .
- the low level data-output-signal OUT 1 is inputted to the second NOR gate 23 and to the fourth NOR gate 25 .
- the fourth NOR gate 25 receiving the low level data-output-signal OUT 1 and the sense-amplifier-enable-bar-signal SAENb, outputs a high level signal.
- the second inverter I 22 receives and inverts the high level signal from the fourth NOR gate 25 to generate the low level output-enable-signal OUTENb.
- the sense amplifier 21 is operated by the low level output-enable-signal OUTENb.
- the low level monitoring-bar-signal MONb and the low level sense-amplifier-output-signal SAOUT are applied to the sense amplifier output control circuit 30 in the following description.
- the low level sense-amplifier-output-signal SAOUT is inverted to high level by the first inverter I 21 .
- the first NOR gate 22 receives the high level sense-amplifier-output-signal SAOUT from the first inverter I 21 and the low level monitoring bar signal MONb and outputs a signal of low level.
- the low level signal outputted by the first NOR gate 22 is inverted by the second NOR gate 23 , and the high level data-output-bar-signal OUT 2 is generated by the second NOR gate 23 .
- the third NOR gate 24 receives the high level data-output-bar-signal OUT 2 and the low level monitoring-bar-signal MONb and outputs the low level data-output-signal OUT 1 .
- the low level data-output-signal OUT 1 is inputted to the second NOR gate 23 and to the fourth NOR gate 25 .
- the fourth NOR gate 25 receiving the low level data-output-signal OUT 1 and the low level sense-amplifier-enable-bar signal SAENb, outputs a high level signal.
- the second inverter I 22 receives and inverts the high level signal from the fourth NOR gate 25 to generate a low level output-enable-signal OUTENb.
- the sense amplifier 21 is operated by the low level output-enable-signal OUTENb.
- the low level monitoring-bar-signal MONb and the high level sense-amplifier-output-signal SAOUT are applied to the sense amplifier output control circuit 30 in the following description.
- the high level sense-amplifier-output-signal SAOUT is inverted to the low level by the first inverter I 21 .
- the first NOR gate 22 receives the low level sense-amplifier-output-signal SAOUT from the first inverter I 21 and the low level monitoring bar signal MONb and outputs a high level signal.
- the high level signal outputted by the first NOR gate 22 is inverted by the second NOR gate 23 , and the low level data-output-bar-signal OUT 2 is generated by the second NOR gate 23 .
- the third NOR gate 24 receives the low level data-output-bar-signal OUT 2 and the low level monitoring-bar-signal MONb and outputs the high level data-output-signal OUT 1 .
- the high level data-output-signal OUT 1 is inputted to the second NOR gate 23 and to the fourth NOR gate 25 .
- the fourth NOR gate 25 receiving the high level data-output-signal OUT 1 and the low level sense-amplifier-enable-bar signal SAENb, outputs a low level signal.
- the second inverter I 22 receives and inverts the low level signal from the fourth NOR gate 25 to generate a high level output-enable-signal OUTENb.
- the sense amplifier 21 is stopped by the high level output-enable-signal OUTENb.
- the low level data-output-signal OUT 1 is generated independently of the level of the sense-amplifier-output-signal SAOUT. If the low level monitoring-bar-signal MONb is applied to the first inverter I 12 receiving the inverted sense-amplifier-output-signal SAOUT, the low level data-output-signal OUT 1 is generated if the sense-amplifier-output-signal SAOUT is at the low level.
- the sense amplifier 21 outputs the high level sense-amplifier-output-signal SAOUT and the low level monitoring-bar-signal MONb is applied to the first NOR gate 22 receiving the inverted sense-amplifier-output-signal SAOUT from the first inverter I 21 , then the high level data-output-signal OUT 1 is outputted and the high level output-enable-bar-signal OUTENb is also outputted to stop the operation of the sense amplifier 21 . Accordingly, it is possible to prevent unnecessary operation of the sense amplifier and to reduce the power consumption.
- FIGS. 4A to 4 D are graphs illustrating the output waveforms of the signals mentioned above.
- FIG. 4A shows the output waveforms of normal condition.
- the sense amplifier 21 is operated in response to the low level sense-amplifier-enable-signal SAENb, and the sense-amplifier-output-signal SAOUT is outputted from the sense amplifier 21 a little later.
- the level of the sense-amplifier-output-signal SAOUT becomes high shortly after applying the low level monitoring-bar-signal MONb.
- the high level data-output-signal OUT 1 is generated by the sense-amplifier-output-control-circuit 30 and the high level output-enable-bar-signal OUTENb is also generated by the sense-amplifier-output-control-circuit 30 in order to stop the operation of the sense amplifier 21 .
- FIG. 4B shows the output waveforms in the case of generating a glitch, even though the sense-amplifier-output-signal SAOUT is inverted to the high level while the low level monitoring-bar-signal MONb is applied.
- the high level data-output-signal OUT 1 is generated at the moment that the sense-amplifier-output-signal SAOUT is inverted. After that, the signals from the sense amplifier 21 are ignored and the output-enable-bar-signal OUTENb is generated to stop the operation of the sense amplifier 21 .
- FIG. 4C shows the output waveforms in case that the level of the sense-amplifier-output-signal SAOUT becomes high level before applying the low level monitoring-bar-signal MONb, i.e., before the monitoring period.
- the sense-amplifier-output-signal SAOUT is outputted as data-output-signal OUT 1 and the high level output-enable-bar-signal OUTENb is outputted to stop the operation of the sense amplifier 21 , at the moment that a low level monitoring-bar-signal MONb and a high level sense-amplifier-output-signal SAOUT are applied.
- FIG. 4D shows the output waveforms in case that the level of the sense-amplifier-output-signal SAOUT remains continuously at the high level for the monitoring period and the level of the real output-data-signal OUT 1 is low.
- the effective data-output-signal OUT 1 remains continuously at the low level as determined initial state
- the output-enable-bar-signal OUTENb is the same as the sense-amplifier-enable-bar-signal SAENb.
- the data output speed may be increased by using the sense-amplifier-output-control-circuit of the present invention, as compared with that of the conventional semiconductor memory device adopting the latch circuit. Further, the interruption caused by the noise may be reduced by maintaining the state of the sense-amplifier-output-signal to high level. It is possible to reduce power consumption by stopping the operation of the sense amplifier at the moment of changing the state of the data-output-signal from low to high level.
Landscapes
- Static Random-Access Memory (AREA)
- Dram (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor memory device and, more particularly, to a sense amplifier output control circuit.
- 2. Description of the Prior Art
- FIG. 1 is a schematic diagram of a conventional sense amplifier and sense amplifier output control circuit. The
sense amplifier 11 compares an input signal IN with a reference signal REF and generates a sense-amplifier-output (SAOUT) signal in response to a sense-amplifier-enable-bar (SAENb) signal. A first NMOS transistor N11 transfers the SAOUT signal to alatch circuit 12 in response to a latch-enable (LATCHEN) signal. Thelatch circuit 12 comprises three inverters I11, I12 and I13. The SAOUT signal, transferred to thelatch circuit 12 through the first NMOS transistor N11, is delayed by the first inverter I11 and the second inverter I12 for a predetermined time. The delayed SAOUT signal is inverted by the third inverter I13. The output signal from thelatch circuit 12 is transferred to the output terminal OUT through a second NMOS transistor N12 driven by an output-enable (OUTEN) signal. The OUTEN signal is inverted by a fourth inverter I14 and is inputted to a third NMOS transistor N13 coupling the output terminal OUT and a ground voltage potential Vss, in order to control the potential of the output terminal OUT. - The conventional driving method of the sense amplifier output control circuit is described in conjunction with FIGS. 2A to2C showing the output waveforms of the signals identified above.
- The LATCHEN signal is generated in expectation of the output time of the SAOUT signal. The first NMOS transistor N11 is driven by the LATCHEN signal, and the SAOUT signal is stored in the
latch circuit 12. Then, the second NMOS transistor N12 is driven by the OUTEN signal and signals are transferred from thelatch circuit 12 to the output terminal OUT. If the level of the OUTEN signal is low, the OUTEN signal is inverted to the high level through the fourth inverter I14 and the third NMOS transistor N13 is turned on by the inverted OUTEN signal in order to fix the output terminal OUT to the low level. - It is important to set the time for latching the SAOUT signal during the above-mentioned operation. As shown in FIG. 2A, it is possible to obtain normal data at the output terminal OUT, if the levels of the LATCHEN signal and the OUTEN signal are high, and the SAOUT signal is outputted correctly. However, as shown in FIG. 2B, if the SAOUT signal is generated earlier than the LATCHEN signal, then the signals are outputted to the output terminal OUT only when the supply of the LATCHEN signal is ended and the high level OUTEN signal is supplied.
- Further, as shown in FIG. 2C, if the SAOUT signal is outputted after the generation of the LATCHEN signal, then the wrong SAOUT signal corresponding to the high level LATCEN signal is outputted to the output terminal OUT.
- As mentioned above, the data output speed depends on the generation time of the LATCHEN signal, and the wrong data may be outputted to the output terminal OUT, if the LATCHEN signal is generated earlier than the SAOUT signal. In order to solve this problem, the SAOUT signal is directly transferred to data output terminal OUT without passing the
latch circuit 12. However, in this case, if the SAOUT signal is changed in an instant by noise, the output data may be delayed by tens of nano-seconds even though the correct data is outputted again a little later, because time is needed to drive a large output driver transistor. That is, the prior art has the disadvantage of possible glitches caused by noise. - It is an object of the present invention to provide a sense amplifier output control circuit capable of outputting data from the sense amplifier without unwanted delays.
- It is another object of the present invention to provide a sense amplifier output control circuit with reduced malfunction and power supply requirement.
- In accordance with one aspect of the present invention, there is provided a sense amplifier output control circuit comprising a first logical operating means receiving an inverted output of the sense amplifier and a first control signal; a flip-flop means including a second logical operating means and a third logical operating means, wherein the second logical operating means receives signals from the first logical operating means and the third logical operating means, and wherein the third logical operating means receives signals from the second logical operating means and the first control signal; a fourth logical operating means receiving a signal from the flip-flop means and a second control signal; and a fifth logical operating means for inverting a signal from the fourth logical operating means, wherein an output terminal of the fifth logical operating means is connected to an input terminal of the sense amplifier.
- In accordance with another aspect of the present invention, there is provided a semiconductor memory device, comprising a memory cell; a sense amplifier receiving a signal from the memory cell; a first logical operating means for inverting a signal from the sense amplifier; a second logical operating means for non-disjunction of a signal from the first logical operating means and a first control signal; a flip-flop means receiving a signal from the second logical operating means and the first control signal; a third logical operating means for non-disjunction of a signal from the flip-flop means and a second control signal; and a fourth logical operating means for inverting a signal from the third logical operating means, wherein an output terminal of the fourth logical operating means is connected to an input terminal of the sense amplifier.
- The above and other objects and features of the present invention will become apparent from the following description of the preferred embodiments given in conjunction with the accompanying drawings, in which:
- FIG. 1 is a schematic diagram of a conventional sense amplifier and sense amplifier output control circuit;
- FIGS. 2A to2C are graphs illustrating the output waveforms of the signals generated by the conventional sense amplifier output control circuit;
- FIG. 3 is a schematic diagram of a sense amplifier and a sense amplifier output control circuit in accordance with the present invention; and
- FIGS. 4A to4D are graphs illustrating the output waveforms of the signals generated by the sense amplifier output control circuit of FIG. 3.
- The sense amplifier output control circuit according to the present invention is formed to monitor the output of the sense amplifier and to output high level data, at the moment of changing the output signal of the sense amplifier from a low level to a high level, and to ignore the output of the sense amplifier after the moment of changing. The sense amplifier output control circuit according to the present invention is also formed to output a low level of data output signal continuously if the sense-amplifier-output-signal remains at a low level. A high level output-enable-signal is inputted to the sense amplifier for stopping the operation of the sense amplifier at the moment of changing the output signal of the sense amplifier from a low level to a high level.
- Hereinafter, the sense amplifier output control circuit according to the present invention will be described in detail referring to the accompanying drawings.
- FIG. 3 is a schematic diagram of the sense amplifier output control circuit according to the present invention.
- A
sense amplifier 21 is coupled to a sense-amplifier-output-control-circuit 30 through a first inverter I21. The sense-amplifier-output-control-circuit 30 comprises afirst NOR gate 22, a flip-flop circuit including asecond NOR gate 23 and athird NOR gate 24, afourth NOR gate 25 and a second inverter I22. Thefirst NOR gate 22 receives a signal from the first inverter I21 and a monitoring-bar-signal MONb, i.e., a first control signal. Thesecond NOR gate 23 receives signals from the first inverter I21 and thethird NOR gate 24 and outputs a data-output-bar-signal OUT2. The third NORgate 24 receives a signal from thesecond NOR gate 23 and from the monitoring-bar-signal MONb and outputs a data-output-signal OUT1. The fourth NORgate 25 receives a signal from thethird NOR gate 24 and a sense-amplifier-enable-signal SAENb, i.e., a second control signal. The second inverter I22 generates an output-enable-bar-signal OUTENb, which is inputted to the sense amplifier. - The
sense amplifier 21 compares an input signal IN with a reference signal REF and generates the sense-amplifier-output-signal SAOUT, and the operation thereof is stopped in response to an output-enable-bar-signal OUTENb. - The first inverter I21 is connected to the
sense amplifier 21 and receives and inverts the sense-amplifier-output-signal SAOUT. The first NORgate 22 receives a signal from the first inverter I21 and the monitoring bar signal MONb. - The driving method of the sense amplifier output control circuit according to the present invention is now described in detail.
- First, it is assumed that the high level monitoring-bar-signal MONb and the low level sense-amplifier-output-signal SAOUT are applied to the sense amplifier
output control circuit 30 in the following description. The low level sense-amplifier-output-signal SAOUT is inverted by the first inverter I21. Thefirst NOR gate 22 receives the inverted sense-amplifier-output-signal SAOUT from the first inverter I21 and the high level monitoring-bar-signal MONb and outputs a low level signal. - The low level signal outputted by the first NOR
gate 22 is inverted by thesecond NOR gate 23, and a high level data-output-bar-signal OUT2 is generated by thesecond NOR gate 23. The third NORgate 24 receives the high level data-output-bar signal OUT2 and the monitoring-bar signal MONb and outputs a low level data-output-signal OUT1. The low level data-output-signal OUT1 is inputted to the second NORgate 23 and the fourth NORgate 25. The fourth NORgate 25 receives the low level data-output-signal OUT1 and the sense-amplifier-enable-bar signal SAENb and outputs a signal of high level. The second inverter I22 receives and inverts the signal of high level from the fourth NORgate 25 to generate the low level output-enable-signal OUTENb. Thesense amplifier 21 is operated by the low level output-enable-signal OUTENb. - Second, it is assumed that the high level monitoring-bar-signal MONb and the high level sense-amplifier-output-signal SAOUT are applied to the sense amplifier
output control circuit 30, in the following description. The high level sense-amplifier-output-signal SAOUT is inverted by the first inverter I21. The first NORgate 22 receives the low level sense-amplifier-output-signal SAOUT from the first inverter I21 and the high level monitoring-bar-signal MONb and outputs a low level signal. The low level signal outputted from the first NORgate 22 is inverted by the second NORgate 23, and a high level data-output-bar-signal OUT2 is generated by the second NORgate 23. The third NORgate 24 receives the high level data-output-bar-signal OUT2 and the high level monitoring-bar-signal MONb and outputs the low level data-output-signal OUT1. The low level data-output-signal OUT1 is inputted to the second NORgate 23 and to the fourth NORgate 25. The fourth NORgate 25, receiving the low level data-output-signal OUT1 and the sense-amplifier-enable-bar-signal SAENb, outputs a high level signal. The second inverter I22 receives and inverts the high level signal from the fourth NORgate 25 to generate the low level output-enable-signal OUTENb. Thesense amplifier 21 is operated by the low level output-enable-signal OUTENb. - Third, it is assumed that the low level monitoring-bar-signal MONb and the low level sense-amplifier-output-signal SAOUT are applied to the sense amplifier
output control circuit 30 in the following description. The low level sense-amplifier-output-signal SAOUT is inverted to high level by the first inverter I21. The first NORgate 22 receives the high level sense-amplifier-output-signal SAOUT from the first inverter I21 and the low level monitoring bar signal MONb and outputs a signal of low level. The low level signal outputted by the first NORgate 22 is inverted by the second NORgate 23, and the high level data-output-bar-signal OUT2 is generated by the second NORgate 23. The third NORgate 24 receives the high level data-output-bar-signal OUT2 and the low level monitoring-bar-signal MONb and outputs the low level data-output-signal OUT1. The low level data-output-signal OUT1 is inputted to the second NORgate 23 and to the fourth NORgate 25. The fourth NORgate 25, receiving the low level data-output-signal OUT1 and the low level sense-amplifier-enable-bar signal SAENb, outputs a high level signal. The second inverter I22 receives and inverts the high level signal from the fourth NORgate 25 to generate a low level output-enable-signal OUTENb. Thesense amplifier 21 is operated by the low level output-enable-signal OUTENb. - Fourth, it is assumed that the low level monitoring-bar-signal MONb and the high level sense-amplifier-output-signal SAOUT are applied to the sense amplifier
output control circuit 30 in the following description. The high level sense-amplifier-output-signal SAOUT is inverted to the low level by the first inverter I21. The first NORgate 22 receives the low level sense-amplifier-output-signal SAOUT from the first inverter I21 and the low level monitoring bar signal MONb and outputs a high level signal. The high level signal outputted by the first NORgate 22 is inverted by the second NORgate 23, and the low level data-output-bar-signal OUT2 is generated by the second NORgate 23. The third NORgate 24 receives the low level data-output-bar-signal OUT2 and the low level monitoring-bar-signal MONb and outputs the high level data-output-signal OUT1. The high level data-output-signal OUT1 is inputted to the second NORgate 23 and to the fourth NORgate 25. The fourth NORgate 25, receiving the high level data-output-signal OUT1 and the low level sense-amplifier-enable-bar signal SAENb, outputs a low level signal. The second inverter I22 receives and inverts the low level signal from the fourth NORgate 25 to generate a high level output-enable-signal OUTENb. Thesense amplifier 21 is stopped by the high level output-enable-signal OUTENb. - As mentioned above, when the high level monitoring-bar-signal MONb is applied to the first inverter I12 receiving the inverted sense-amplifier-output-signal SAOUT, the low level data-output-signal OUT1 is generated independently of the level of the sense-amplifier-output-signal SAOUT. If the low level monitoring-bar-signal MONb is applied to the first inverter I12 receiving the inverted sense-amplifier-output-signal SAOUT, the low level data-output-signal OUT1 is generated if the sense-amplifier-output-signal SAOUT is at the low level. If the
sense amplifier 21 outputs the high level sense-amplifier-output-signal SAOUT and the low level monitoring-bar-signal MONb is applied to the first NORgate 22 receiving the inverted sense-amplifier-output-signal SAOUT from the first inverter I21, then the high level data-output-signal OUT1 is outputted and the high level output-enable-bar-signal OUTENb is also outputted to stop the operation of thesense amplifier 21. Accordingly, it is possible to prevent unnecessary operation of the sense amplifier and to reduce the power consumption. - FIGS. 4A to4D are graphs illustrating the output waveforms of the signals mentioned above.
- FIG. 4A shows the output waveforms of normal condition. The
sense amplifier 21 is operated in response to the low level sense-amplifier-enable-signal SAENb, and the sense-amplifier-output-signal SAOUT is outputted from the sense amplifier 21 a little later. The level of the sense-amplifier-output-signal SAOUT becomes high shortly after applying the low level monitoring-bar-signal MONb. The high level data-output-signal OUT1 is generated by the sense-amplifier-output-control-circuit 30 and the high level output-enable-bar-signal OUTENb is also generated by the sense-amplifier-output-control-circuit 30 in order to stop the operation of thesense amplifier 21. - FIG. 4B shows the output waveforms in the case of generating a glitch, even though the sense-amplifier-output-signal SAOUT is inverted to the high level while the low level monitoring-bar-signal MONb is applied. The high level data-output-signal OUT1 is generated at the moment that the sense-amplifier-output-signal SAOUT is inverted. After that, the signals from the
sense amplifier 21 are ignored and the output-enable-bar-signal OUTENb is generated to stop the operation of thesense amplifier 21. - FIG. 4C shows the output waveforms in case that the level of the sense-amplifier-output-signal SAOUT becomes high level before applying the low level monitoring-bar-signal MONb, i.e., before the monitoring period. The sense-amplifier-output-signal SAOUT is outputted as data-output-signal OUT1 and the high level output-enable-bar-signal OUTENb is outputted to stop the operation of the
sense amplifier 21, at the moment that a low level monitoring-bar-signal MONb and a high level sense-amplifier-output-signal SAOUT are applied. - FIG. 4D shows the output waveforms in case that the level of the sense-amplifier-output-signal SAOUT remains continuously at the high level for the monitoring period and the level of the real output-data-signal OUT1 is low. In this case, the effective data-output-signal OUT1 remains continuously at the low level as determined initial state, the output-enable-bar-signal OUTENb is the same as the sense-amplifier-enable-bar-signal SAENb.
- Therefore, the data output speed may be increased by using the sense-amplifier-output-control-circuit of the present invention, as compared with that of the conventional semiconductor memory device adopting the latch circuit. Further, the interruption caused by the noise may be reduced by maintaining the state of the sense-amplifier-output-signal to high level. It is possible to reduce power consumption by stopping the operation of the sense amplifier at the moment of changing the state of the data-output-signal from low to high level.
- While the present invention has been described with respect to the particular embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the scope of the invention as defined in the following claims.
Claims (7)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020000059513A KR100673699B1 (en) | 2000-10-10 | 2000-10-10 | Circuit for controlling an output of the sense amplifier |
JP2000-59513 | 2000-10-10 | ||
KR00-59513 | 2000-10-10 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020041521A1 true US20020041521A1 (en) | 2002-04-11 |
US6418064B1 US6418064B1 (en) | 2002-07-09 |
Family
ID=19692755
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/972,036 Expired - Fee Related US6418064B1 (en) | 2000-10-10 | 2001-10-09 | Sense amplifier output control circuit |
Country Status (2)
Country | Link |
---|---|
US (1) | US6418064B1 (en) |
KR (1) | KR100673699B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030070290A1 (en) * | 1998-09-03 | 2003-04-17 | Farnworth Warren M. | Methods of bonding solder balls to bond pads on a substrate, and bonding frames |
US20030210078A1 (en) * | 2002-05-08 | 2003-11-13 | University Of Southern California | Current source evaluation sense-amplifier |
US20150262642A1 (en) * | 2014-03-13 | 2015-09-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7466614B2 (en) * | 2006-10-10 | 2008-12-16 | Taiwan Semiconductor Manufacturing Co. | Sense amplifier for non-volatile memory |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR910008101B1 (en) * | 1988-12-30 | 1991-10-07 | 삼성전자 주식회사 | Feedback type data output circuit of semiconductor memory device |
JP2685656B2 (en) * | 1990-12-28 | 1997-12-03 | サムサン エレクトロニクス シーオー., エルティーディー | Output control circuit of sense amplifier |
KR100434965B1 (en) * | 1997-12-29 | 2004-07-16 | 주식회사 하이닉스반도체 | Sense amplifier driving apparatus, especially using a dynamic mode and a static mode selectively |
JPH11260057A (en) * | 1998-03-13 | 1999-09-24 | Nec Corp | Semiconductor memory device |
-
2000
- 2000-10-10 KR KR1020000059513A patent/KR100673699B1/en not_active IP Right Cessation
-
2001
- 2001-10-09 US US09/972,036 patent/US6418064B1/en not_active Expired - Fee Related
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030070290A1 (en) * | 1998-09-03 | 2003-04-17 | Farnworth Warren M. | Methods of bonding solder balls to bond pads on a substrate, and bonding frames |
US20030210078A1 (en) * | 2002-05-08 | 2003-11-13 | University Of Southern California | Current source evaluation sense-amplifier |
US7023243B2 (en) | 2002-05-08 | 2006-04-04 | University Of Southern California | Current source evaluation sense-amplifier |
US20150262642A1 (en) * | 2014-03-13 | 2015-09-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9922692B2 (en) * | 2014-03-13 | 2018-03-20 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including refresh circuit for memory cell |
Also Published As
Publication number | Publication date |
---|---|
US6418064B1 (en) | 2002-07-09 |
KR100673699B1 (en) | 2007-01-23 |
KR20020028490A (en) | 2002-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7839159B2 (en) | ZQ calibration circuit and a semiconductor device including a ZQ calibration circuit | |
JP3803144B2 (en) | Data output buffer for semiconductor memory device | |
KR100301546B1 (en) | Pulse generator circuit | |
JP2978731B2 (en) | Data output buffer | |
KR100272167B1 (en) | Reference signal generating circuit & sdram having the same | |
KR100298182B1 (en) | Output buffer in semiconductor memory device | |
US5835449A (en) | Hyper page mode control circuit for a semiconductor memory device | |
US6418064B1 (en) | Sense amplifier output control circuit | |
US6486713B2 (en) | Differential input buffer with auxiliary bias pulser circuit | |
US6392453B1 (en) | Differential input buffer bias circuit | |
US5418746A (en) | Write signal input buffer for a semiconductor memory device | |
JP2986041B2 (en) | Transition control off-chip driver circuit and operation method thereof | |
US6411553B1 (en) | Single ended data bus equilibration scheme | |
US20110057687A1 (en) | Input buffer circuit | |
US7446589B2 (en) | Pulse generation circuit | |
US6198319B1 (en) | Power-on circuit built in IC | |
US20020079955A1 (en) | Circuit for generating internal power voltage in a semiconductor device | |
KR100568545B1 (en) | Signal driving circuit | |
US6232807B1 (en) | Pulse generating circuit | |
KR100487492B1 (en) | Output control method of dyanmic drive circuit | |
KR100239717B1 (en) | Data output buffer | |
KR100356796B1 (en) | Output buffer circuit in semiconductor device | |
KR100420086B1 (en) | Voltage conversion circuit of semiconductor device | |
JP2946960B2 (en) | Semiconductor storage device | |
KR100295065B1 (en) | Output device for semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PARK, KYU-HA;REEL/FRAME:012347/0924 Effective date: 20011129 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140709 |