US20020031871A1 - Method for increasing a very-large-scale-integrated (vlsi) capacitor size on bulk silicon and silicon-on-insulator (soi) wafers - Google Patents
Method for increasing a very-large-scale-integrated (vlsi) capacitor size on bulk silicon and silicon-on-insulator (soi) wafers Download PDFInfo
- Publication number
- US20020031871A1 US20020031871A1 US09/325,731 US32573199A US2002031871A1 US 20020031871 A1 US20020031871 A1 US 20020031871A1 US 32573199 A US32573199 A US 32573199A US 2002031871 A1 US2002031871 A1 US 2002031871A1
- Authority
- US
- United States
- Prior art keywords
- conductive
- island
- forming
- dielectric material
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 67
- 229910052710 silicon Inorganic materials 0.000 title claims description 54
- 239000010703 silicon Substances 0.000 title claims description 54
- 239000012212 insulator Substances 0.000 title claims description 5
- 239000003990 capacitor Substances 0.000 title description 67
- 235000012431 wafers Nutrition 0.000 title description 26
- 239000003989 dielectric material Substances 0.000 claims abstract description 24
- 239000004020 conductor Substances 0.000 claims abstract description 22
- 239000000758 substrate Substances 0.000 claims abstract description 22
- 239000004065 semiconductor Substances 0.000 claims abstract description 13
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 53
- 150000004767 nitrides Chemical class 0.000 claims description 25
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 12
- 229920005591 polysilicon Polymers 0.000 claims description 12
- 230000010363 phase shift Effects 0.000 claims description 5
- 125000006850 spacer group Chemical group 0.000 claims description 5
- 238000005229 chemical vapour deposition Methods 0.000 claims description 3
- 238000005530 etching Methods 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 2
- 229910052782 aluminium Inorganic materials 0.000 claims description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 2
- 239000002131 composite material Substances 0.000 claims description 2
- 229910052802 copper Inorganic materials 0.000 claims description 2
- 239000010949 copper Substances 0.000 claims description 2
- 238000012856 packing Methods 0.000 claims description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 2
- 229910052721 tungsten Inorganic materials 0.000 claims description 2
- 239000010937 tungsten Substances 0.000 claims description 2
- 238000000151 deposition Methods 0.000 claims 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 claims 1
- 239000000463 material Substances 0.000 description 11
- 238000012545 processing Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 4
- 238000009413 insulation Methods 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000001020 plasma etching Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 206010010144 Completed suicide Diseases 0.000 description 1
- 206010021137 Hypovolaemia Diseases 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000002305 electric material Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 230000000135 prohibitive effect Effects 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- -1 spacer nitride Chemical class 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/66181—Conductor-insulator-semiconductor capacitors, e.g. trench capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0805—Capacitors only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors with potential-jump barrier or surface barrier
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
- H01L29/945—Trench capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/905—Plural dram cells share common contact or common trench
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/942—Masking
- Y10S438/947—Subphotolithographic processing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/942—Masking
- Y10S438/948—Radiation resist
Definitions
- the present invention generally relates to a method of forming a semiconductor device, and more particularly to a method for increasing a capacitor size on bulk and silicon-on-insulator (SOI) wafers.
- SOI silicon-on-insulator
- a first method is to form a deep silicon island capacitor.
- SOI silicon-on-oxide
- the processing and other costs will be prohibitive and thus impractical.
- Another method is to include high dielectric constant material in the capacitor (e.g., between the two conductive portions or plates). This also increases the cost of processing significantly. That is, special materials and extra process steps must be employed.
- silicon and germanium may grow to form a rough conductive layer.
- This conductive layer is then conformally coated with a dielectric.
- This technique also increases the surface (and thus capacitance) of the structure.
- capacitance enhancement is not reproducible, and therefore not suitable especially for some analog applications where the capacitor size must be precisely controlled.
- an object of the present invention is to provide a method and structure in which a large capacitor can be built compatible with complementary metal oxide semiconductor (CMOS) devices on bulk or a silicon-on-insulator (SOI) wafer.
- CMOS complementary metal oxide semiconductor
- SOI silicon-on-insulator
- Another object is to provide method of forming a low-cost capacitor, without any additional processing costs.
- Yet another object is to use a phase-shift mask technique to increase the capacitor density to reduce pitch by patterning the sub-lithographic feature by intentionally increasing the ratio of silicon width to spacing between adjacent islands.
- a method of forming a semiconductor structure includes forming at least one conductive island having a predetermined sidewall angle in a conductive substrate, forming a dielectric material over the at least one conductive island, forming a conductive material over the dielectric material, and forming a contact to the conductive material and the at least one conductive island.
- a low cost method is provided to form a high performance capacitor.
- the present invention is useful for both bulk and SOI substrates. Additionally, the technique is especially useful for SOI substrates with a thick silicon layer (e.g., having a thickness greater than 0.5 ⁇ m).
- Another advantage of the invention is that large capacitors are built simultaneously with a high performance transistor or a transistor with a wrap-around gate structure.
- FIGS. 1 A- 1 H illustrates a process of forming a semiconductor device on a bulk wafer according to a first preferred embodiment of the present invention
- FIG. 2A illustrates a cross-section view of a finished 3-D (or 3-dimensional) device (e.g., capacitor) on a bulk silicon wafer;
- a finished 3-D (or 3-dimensional) device e.g., capacitor
- FIG. 2B illustrates a top view of the capacitor
- FIG. 3A illustrates a cross-sectional view of the 3-D capacitor on an SOI wafer
- FIG. 3B illustrates a perspective view of the SOI capacitor of FIG. 3A
- FIG. 4A illustrates how the surface area of a capacitor can be increased as the thickness of a silicon layer is increased
- FIG. 4B is a diagram indicating the relationship between island dimensions, silicon thickness, and the increased capacitor size
- FIG. 4C illustrates a cross-section of the island structures and an exemplary relationship of t 1 (e.g., island thickness) and t 2 (e.g., spacing between the islands); and
- FIG. 5 illustrates a flowchart of the inventive method.
- FIGS. 1 - 5 there are shown preferred embodiments of the method and structures according to the present invention
- the invention is a method for forming a semiconductor device by forming at least one silicon island on a bulk silicon wafer or a silicon-on-insulator (SOI) wafer.
- SOI wafers mentioned here have a relatively thicker silicon thickness (e.g., greater than about 5000 ⁇ silicon thickness).
- the insulation layer is in the range of about 800 ⁇ to about 3000 ⁇ , depending upon whether the SOI substrate is formed by a wafer bonding technique or by a SIMOX process. It is noted that the insulation layer is preferably as thin as possible. However, if the insulation is too thin, then an oxide breakdown may occur and the device may become “leaky”. If the insulation is too thick, then a thermal penalty of the device will result.
- the wafer bonding typically results in a thicker silicon layer (e.g., in a range of about 1000 ⁇ to about a few microns), than a SIMOX which is performed by oxygen implant (e.g., typically the silicon is in a range of about 800 ⁇ to about 2000 ⁇ ).
- FIGS. 1 A- 1 H a process of forming a semiconductor device (e.g., a capacitor or a wrap-around gate transistor which is performed in a similar way) will be described hereinbelow. That is, a step-by-step fabrication process of a unit capacitor or transistor block is shown from FIGS. 1A to 1 H.
- a semiconductor device e.g., a capacitor or a wrap-around gate transistor which is performed in a similar way
- the silicon is etched to form an island with a predetermined sidewall angle ⁇ , using a nitride as a mask.
- the etch sidewall angle on the silicon island is substantially within a range of about 85 to about 88 degrees. If the sidewall angle is below the range, then a packing density of the capacitor is degraded. If the sidewall angle is above the range, then the oxide in an upper sidewall comer area may be too thin, thereby resulting in unstable device characteristics. That is, breakdown may occur.
- an sidewall angle of 85 to 88 degrees is performed since the sidewall angle degree range is important for the capacitor body implant.
- a vertical sidewall angle e.g., substantially 90 degrees
- a silicon substrate 1 is etched using, for example, Cl 2 containing plasma, or a conventional wet etch to a proper depth with a proper sidewall angle. Again, a sidewall angle of between about 85 and about 88 degrees is preferred using patterned nitride as a masking material 2 .
- a p+ doping 1 B is implanted into a p-type wafer 1 A to form the ground plate of the capacitor. Also, at the same time, the body doping of a transistor is performed.
- a layer of sidewall spacer material such as nitride, is deposited, and etched back to form sidewall spacers 3 on the sidewall of the etched silicon island.
- F 2 containing plasma can achieve a high etch selectivity to the silicon substrate 1 .
- a thermal oxide (e.g., SiO 2 ) 4 is grown on the exposed silicon surface 4 with a proper thickness, in the range of about 500 ⁇ to about 5000 ⁇ .
- the masking nitride 2 and the spacer nitride layer 3 are stripped, and a thinner layer 5 (e.g., within a range of about 80 ⁇ to about 250 ⁇ ) of thermal oxide is grown. If built simultaneously with the wrap around gate transistor, this node oxide dielectric will be the same as the gate dielectric. Alternatively, a dielectric may be deposited in a thickness of about 80 ⁇ to about 250 ⁇ . Usually, the lower the thickness the better, so long as no reliability concerns such as pin-holes or high stress are placed on the dielectric layer.
- the dielectric may be formed by a material having a relatively high range (e.g., about 4 to about 50) dielectric constant, such as any one or more of a nitride, oxide, ferro-electric material, Ta 2O O 5 , a nitride, and a composite dielectric material, etc., to form node (gate) oxide 5 for the capacitor.
- a material having a relatively high range e.g., about 4 to about 50
- dielectric constant such as any one or more of a nitride, oxide, ferro-electric material, Ta 2O O 5 , a nitride, and a composite dielectric material, etc.
- a conductive material 6 is deposited in a thickness of about 250 ⁇ to about 3000 ⁇ , and more preferably about 1200 ⁇ , to form a top plate of the capacitor.
- Conductive material 6 may be formed of doped polysilicon, aluminum, tungsten, suicides, copper, etc.
- the conductive material 6 is the node plate for the capacitor, and can also be the gate material for the transistor.
- the conductive material 6 is patterned and etched to define the node plate of the capacitor using a selective etch (e.g., such as CF 4 plasma) to stop at the field oxide region 7 .
- a selective etch e.g., such as CF 4 plasma
- a relatively thick dielectric 8 such as doped glass, chemical vapor deposition (CVD) oxide, TEOS, phosphor-doped glass, polyimide, etc. is deposited in a thickness of about 0.5 ⁇ m to about 2.0 ⁇ m, and more preferably about 1.0 ⁇ m.
- the dielectric 8 is planarized via a planarization etch, or a chemical mechanical polishing (CMP).
- FIG. 1H a contact 9 is formed to reach to the node plate of the capacitor.
- contact 9 is opened to the node plate and to the silicon island for diffusion contacts (not shown).
- FIG. 1H shows a perspective (e.g., three-dimensional) view in which the width of the capacitor is the summation of the sidewall and the top dimensions, i.e. W1+W2+W3, and the length of the capacitor is L. Therefore, the total surface area of the capacitor is L*(W1+W2+W3).
- FIG. 1H clearly shows that, if the structures are used to make a wrap-around gate transistor at the same time while the capacitor is made, then a wrap-around gate is formed in which the polysilicon is on three sides of the silicon island.
- a benefit of this structure is that not only will the width of the gate increase (e.g., W1+W2+W3), but also during the transistor operation the volume depletion will result in more gate controllability since the polysilicon is on three sides of the silicon island.
- Such a device is referred to as a “pseudo-SOI” device.
- a large capacitor is formed thereby and thus is “free” in terms of requiring no additional processing steps.
- FIG. 2A illustrates a cross-sectional view of the capacitor built by using the above-described unit capacitor element built in the process of FIGS. 1 A- 1 H.
- a P+ diffusion layer is made to form the ground plate 170 on a P-type substrate silicon wafer.
- a contact to the ground plate of the capacitor is made through contact via 90 B.
- a field oxide 40 is formed between each of the capacitor units. This field oxide is optional which can be replaced by the node (gate) oxide, as described above.
- a node oxide 50 is formed on the vertical sidewall of the etched silicon surface.
- the node plate of the capacitor is formed by a conductor layer 60 , such as polysilicon.
- a contact to the node plate is made through via 90 A.
- a contact to the n-well 180 which will be reverse-biased so as to insulate the capacitor, is not shown in the drawings.
- FIG. 2B A top view of the cross-section of FIG. 2A is shown in FIG. 2B, in which each material and structure are shown correspondingly.
- FIG. 3A A cross-sectional view of a similar capacitor built on a SOI wafer is shown in FIG. 3A. Fabricating a capacitor on a SOI wafer can be performed in a similar process to that described in FIGS. 1 A- 1 H.
- a shallow silicon island isolation (STI) 250 is formed to define the capacitor region.
- the silicon is etched using a mask material 300 , such as nitride.
- the etching is stopped at the buried oxide layer 200 to form a high pitch density silicon island.
- the silicon island pitch is defined as tl+t 2 , where silicon island width t 2 and an island-to-island distance tl as shown in FIG. 4A.
- tl t 2 (the minimal pattenable feature).
- the spacing t 2 can be formed smaller than the lithographic-patternable feature. Techniques such as special phase shift mask can result in a feature of the spacing size being smaller than the width of the island (e.g., t 2 ⁇ tl).
- the final structure is shown in FIG. 4C.
- a P+ dopant is implanted to form a ground plate 250 .
- an N+ type dopant could also be used, since the substrate is now fully isolated.
- a node (gate) dielectric 280 is formed on the exposed silicon surfaces.
- the dielectric has a thickness of about 80 ⁇ to about 250 ⁇ , as mentioned above.
- a top plate a conductive material 160 is deposited in a thickness of about 250 ⁇ to about 3000 ⁇ , and more preferably about 1200 ⁇ , and the material 160 is etched to define the node plate material.
- a thick dielectric material is deposited in a thickness of about 0.5 ⁇ m to about 1.0 ⁇ m and a contact 310 and an interconnect 330 to the ground plate and contact 410 and interconnect 430 to the node plate.
- FIG. 3B A perspective (e.g., a 3-D) view of the capacitor built on the SOI wafer is shown in FIG. 3B.
- FIG. 4A indicates how the surface area of a capacitor can be increased as the thickness of the silicon layer h is increased. This capability also is evident from the equations below. For example, if the thickness of the silicon layer of the SOI wafer is the same as the pitch dimension (width + distance (t1+t2 ⁇ 2t), then the surface area will be 2.5 times more than a planar capacitor.
- t is the minimal lithographic patternable feature. However, if a phase shift mask or other sub-lithographic technique is used, then t 2 can be patterned substantially smaller than t 1 , and more capacitance could be obtained, as shown in FIG. 4B.
- a polysilicon plate is defined by a reactive ion etching (RIE), and the cutting position is located at the top of the silicon island. Therefore, the problems associated with RIE, such as leaving a residual material on the silicon sidewalls and others, can be avoided.
- RIE reactive ion etching
- FIGS. 2B and 2A The top view and the cross-sectional views of forming such a large capacitor on a bulk silicon wafer are shown in FIGS. 2B and 2A, respectively. It is noted that a contact depth to the polysilicon plate (or node plate) and to the diffusion plate (or the ground plate) are different.
- the depth of the contact to the polysilicon node plate may be in the range of about 3500 ⁇ to about 5000 ⁇ , whereas the depth of the contact to the diffusion plate may be in the range of about 5000 ⁇ to about 6000 ⁇ . Therefore, a selective etch is used with a high etch rate ratio between oxide to silicon or polysilicon ratio is about 20:1. This process is also well known in the art.
- a processing via SIMOX may not be appropriate to adapt this method, because the increased area is not significant.
- FIG. 3A a cross-sectional view of the capacitor on an SOI wafer is shown.
- the increased capacitor area is a function of the silicon material thickness, or “h”, if the island width and the island-to-island space dimension are both “t”.
- the increased capacitor area becomes significant as the “h” is increased.
- the capacitor area would be increased by about 3.5 times.
- a 1 l ⁇ w (the planar surface area);
- pitch (t 1 +t 2 );
- FIG. 4B illustrates that thicker SOI is advantageous with the present invention.
- FIG. 4C illustrates a cross-section of the island structures and an exemplary relationship of t 1 (e.g., island thickness) and t 2 (e.g., spacing between the islands). It is noted that, for example, with t 1 being 0.15 micron patterned by a DUV lithographic technique, then t 2 is 0.08 micron, and can be formed in a sub-lithographic technique in which a special phase shift mask is employed.
- FIG. 5 illustrates a flowchart of the method 500 of the invention which can be applied to either bulk silicon wafers or SOI wafers.
- step 501 at least one conductive island is formed in a conductive substrate, as described above.
- step 502 a dielectric material is formed (e.g., grown or deposited) over the island(s).
- step 503 a conductive material is formed over the dielectric material.
- step 504 the conductive material is patterned, and finally in step 505 , a contact is formed to the patterned conductive material to the island(s).
- a method for forming a semiconductor device (e.g., a large capacitor) on a bulk or a thicker SOI wafer with minimal chip area without using extra process steps.
- a semiconductor device e.g., a large capacitor
- the present invention can be advantageously applied to fabricating high performance transistors to increase a channel width thereof.
Abstract
Description
- 1. Field of the Invention
- The present invention generally relates to a method of forming a semiconductor device, and more particularly to a method for increasing a capacitor size on bulk and silicon-on-insulator (SOI) wafers.
- 2. Description of the Related Art
- Large capacitors are usually needed for integrated circuits such as decoupling capacitors for a power or signal bus stabilization, or capacitors for analog application circuits such as reservoirs for a charge pump. However, it is very difficult to implement a large capacitor in a chip where the chip “real estate” is already very limited.
- Therefore, many methods have been proposed to increase the capacitor value without increasing the chip area. A first method is to form a deep silicon island capacitor. Making an array of deep silicon island capacitors where the capacitors are similar to those used in the DRAM used for cell node data storage. This process of marking deep silicon island capacitors is very expensive, unless DRAM array is built on the same chip. However, for other chips such as SOI, or silicon-on-oxide, due to the existing buried oxide layer, if the only goal is to make a large capacitor using a deep silicon island structure, the processing and other costs will be prohibitive and thus impractical.
- Another method is to include high dielectric constant material in the capacitor (e.g., between the two conductive portions or plates). This also increases the cost of processing significantly. That is, special materials and extra process steps must be employed.
- Yet another method is to form a stack capacitor. However, this technique makes planarization and interconnection more difficult. Thus, this approach also is not a good option in making a large capacitor.
- Other methods, such as a “roughened surface” capacitor, etc. are equally impractical and require special techniques to implement. For example, in the roughed surface approach, typically polysilicon is grown under special conditions (e.g., at a specific temperature) to form an irregular surface area (e.g., having semispherical bumps). Such semispherical bumps increase the surface area.
- In another technique, for example, silicon and germanium may grow to form a rough conductive layer. This conductive layer is then conformally coated with a dielectric. This technique also increases the surface (and thus capacitance) of the structure. However, as mentioned above, such techniques are impractical and are not easily implemented. Further, the capacitance enhancement is not reproducible, and therefore not suitable especially for some analog applications where the capacitor size must be precisely controlled.
- Thus, a problem arises regarding how to build large capacitors with good area control (e.g., providing a specific capacitance) on a chip, without extra process cost.
- In view of the foregoing and other problems of the conventional methods and structures, an object of the present invention is to provide a method and structure in which a large capacitor can be built compatible with complementary metal oxide semiconductor (CMOS) devices on bulk or a silicon-on-insulator (SOI) wafer.
- Another object is to provide method of forming a low-cost capacitor, without any additional processing costs.
- Yet another object is to use a phase-shift mask technique to increase the capacitor density to reduce pitch by patterning the sub-lithographic feature by intentionally increasing the ratio of silicon width to spacing between adjacent islands.
- In a first aspect of the present invention, a method of forming a semiconductor structure, includes forming at least one conductive island having a predetermined sidewall angle in a conductive substrate, forming a dielectric material over the at least one conductive island, forming a conductive material over the dielectric material, and forming a contact to the conductive material and the at least one conductive island.
- With the unique and unobvious features of the invention, a low cost method is provided to form a high performance capacitor. Further, the present invention is useful for both bulk and SOI substrates. Additionally, the technique is especially useful for SOI substrates with a thick silicon layer (e.g., having a thickness greater than 0.5 μm).
- Another advantage of the invention is that large capacitors are built simultaneously with a high performance transistor or a transistor with a wrap-around gate structure.
- The foregoing and other purposes, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:
- FIGS.1A-1H illustrates a process of forming a semiconductor device on a bulk wafer according to a first preferred embodiment of the present invention;
- FIG. 2A illustrates a cross-section view of a finished 3-D (or 3-dimensional) device (e.g., capacitor) on a bulk silicon wafer;
- FIG. 2B illustrates a top view of the capacitor;
- FIG. 3A illustrates a cross-sectional view of the 3-D capacitor on an SOI wafer;
- FIG. 3B illustrates a perspective view of the SOI capacitor of FIG. 3A;
- FIG. 4A illustrates how the surface area of a capacitor can be increased as the thickness of a silicon layer is increased;
- FIG. 4B is a diagram indicating the relationship between island dimensions, silicon thickness, and the increased capacitor size;
- FIG. 4C illustrates a cross-section of the island structures and an exemplary relationship of t1 (e.g., island thickness) and t2 (e.g., spacing between the islands); and
- FIG. 5 illustrates a flowchart of the inventive method.
- Referring now to the drawings, and more particularly to FIGS.1-5, there are shown preferred embodiments of the method and structures according to the present invention
- Generally, the invention is a method for forming a semiconductor device by forming at least one silicon island on a bulk silicon wafer or a silicon-on-insulator (SOI) wafer. In the exemplary process below, a capacitor is formed. The SOI wafers mentioned here have a relatively thicker silicon thickness (e.g., greater than about 5000 Å silicon thickness). The insulation layer is in the range of about 800 Å to about 3000 Å, depending upon whether the SOI substrate is formed by a wafer bonding technique or by a SIMOX process. It is noted that the insulation layer is preferably as thin as possible. However, if the insulation is too thin, then an oxide breakdown may occur and the device may become “leaky”. If the insulation is too thick, then a thermal penalty of the device will result.
- The wafer bonding typically results in a thicker silicon layer (e.g., in a range of about 1000 Å to about a few microns), than a SIMOX which is performed by oxygen implant (e.g., typically the silicon is in a range of about 800 Å to about 2000 Å).
- Fabrication on a Bulk Silicon Wafer
- Referring to FIGS.1A-1H, a process of forming a semiconductor device (e.g., a capacitor or a wrap-around gate transistor which is performed in a similar way) will be described hereinbelow. That is, a step-by-step fabrication process of a unit capacitor or transistor block is shown from FIGS. 1A to 1H.
- First, as shown in FIG. 1A, the silicon is etched to form an island with a predetermined sidewall angle α, using a nitride as a mask. Preferably, the etch sidewall angle on the silicon island is substantially within a range of about 85 to about 88 degrees. If the sidewall angle is below the range, then a packing density of the capacitor is degraded. If the sidewall angle is above the range, then the oxide in an upper sidewall comer area may be too thin, thereby resulting in unstable device characteristics. That is, breakdown may occur. Thus, preferably an sidewall angle of 85 to 88 degrees is performed since the sidewall angle degree range is important for the capacitor body implant. However, even with a vertical sidewall angle (e.g., substantially 90 degrees), one can always use a sidewall angle implant to dope the body on the silicon sidewalls, which is well known in the art.
- More specifically, in FIG. 1A, a silicon substrate1 is etched using, for example, Cl2 containing plasma, or a conventional wet etch to a proper depth with a proper sidewall angle. Again, a sidewall angle of between about 85 and about 88 degrees is preferred using patterned nitride as a masking material 2. Thereafter, a p+ doping 1B is implanted into a p-type wafer 1A to form the ground plate of the capacitor. Also, at the same time, the body doping of a transistor is performed.
- In FIG. 1B, a layer of sidewall spacer material, such as nitride, is deposited, and etched back to
form sidewall spacers 3 on the sidewall of the etched silicon island. Normally, F2 containing plasma can achieve a high etch selectivity to the silicon substrate 1. - In FIG. 1C, a thermal oxide (e.g., SiO2) 4 is grown on the exposed
silicon surface 4 with a proper thickness, in the range of about 500 Å to about 5000 Å. - In FIG. 1D, the masking nitride2 and the
spacer nitride layer 3 are stripped, and a thinner layer 5 (e.g., within a range of about 80 Å to about 250 Å) of thermal oxide is grown. If built simultaneously with the wrap around gate transistor, this node oxide dielectric will be the same as the gate dielectric. Alternatively, a dielectric may be deposited in a thickness of about 80 Å to about 250 Å. Usually, the lower the thickness the better, so long as no reliability concerns such as pin-holes or high stress are placed on the dielectric layer. The dielectric may be formed by a material having a relatively high range (e.g., about 4 to about 50) dielectric constant, such as any one or more of a nitride, oxide, ferro-electric material, Ta2OO5, a nitride, and a composite dielectric material, etc., to form node (gate)oxide 5 for the capacitor. - In FIG. 1E, a
conductive material 6 is deposited in a thickness of about 250 Å to about 3000 Å, and more preferably about 1200 Å, to form a top plate of the capacitor.Conductive material 6 may be formed of doped polysilicon, aluminum, tungsten, suicides, copper, etc. Theconductive material 6 is the node plate for the capacitor, and can also be the gate material for the transistor. - In FIG. 1F, the
conductive material 6 is patterned and etched to define the node plate of the capacitor using a selective etch (e.g., such as CF4 plasma) to stop at the field oxide region 7. - In FIG. 1G, a relatively thick dielectric8, such as doped glass, chemical vapor deposition (CVD) oxide, TEOS, phosphor-doped glass, polyimide, etc. is deposited in a thickness of about 0.5 μm to about 2.0 μm, and more preferably about 1.0 μm. The dielectric 8 is planarized via a planarization etch, or a chemical mechanical polishing (CMP).
- In FIG. 1H, a contact9 is formed to reach to the node plate of the capacitor. Thus, in FIG. 1H, contact 9 is opened to the node plate and to the silicon island for diffusion contacts (not shown). FIG. 1H shows a perspective (e.g., three-dimensional) view in which the width of the capacitor is the summation of the sidewall and the top dimensions, i.e. W1+W2+W3, and the length of the capacitor is L. Therefore, the total surface area of the capacitor is L*(W1+W2+W3).
- Further, FIG. 1H clearly shows that, if the structures are used to make a wrap-around gate transistor at the same time while the capacitor is made, then a wrap-around gate is formed in which the polysilicon is on three sides of the silicon island. A benefit of this structure is that not only will the width of the gate increase (e.g., W1+W2+W3), but also during the transistor operation the volume depletion will result in more gate controllability since the polysilicon is on three sides of the silicon island. Such a device is referred to as a “pseudo-SOI” device. In building such a gate, a large capacitor is formed thereby and thus is “free” in terms of requiring no additional processing steps.
- FIG. 2A illustrates a cross-sectional view of the capacitor built by using the above-described unit capacitor element built in the process of FIGS.1A-1H.
- In FIG. 2A, a P+ diffusion layer is made to form the ground plate170 on a P-type substrate silicon wafer. A contact to the ground plate of the capacitor is made through contact via 90B.
- A
field oxide 40 is formed between each of the capacitor units. This field oxide is optional which can be replaced by the node (gate) oxide, as described above. Anode oxide 50 is formed on the vertical sidewall of the etched silicon surface. The node plate of the capacitor is formed by aconductor layer 60, such as polysilicon. A contact to the node plate is made through via 90A. A contact to the n-well 180, which will be reverse-biased so as to insulate the capacitor, is not shown in the drawings. - A top view of the cross-section of FIG. 2A is shown in FIG. 2B, in which each material and structure are shown correspondingly.
- Fabrication on a SOI Wafer
- A cross-sectional view of a similar capacitor built on a SOI wafer is shown in FIG. 3A. Fabricating a capacitor on a SOI wafer can be performed in a similar process to that described in FIGS.1A-1H.
- In a first step, a shallow silicon island isolation (STI)250 is formed to define the capacitor region.
- In a second step, the silicon is etched using a
mask material 300, such as nitride. The etching is stopped at the buriedoxide layer 200 to form a high pitch density silicon island. - For example, the silicon island pitch is defined as tl+t2, where silicon island width t2 and an island-to-island distance tl as shown in FIG. 4A. Normally, tl=t2 (the minimal pattenable feature). By using a special technique, the spacing t2 can be formed smaller than the lithographic-patternable feature. Techniques such as special phase shift mask can result in a feature of the spacing size being smaller than the width of the island (e.g., t2<<tl). The final structure is shown in FIG. 4C.
- In a third step, a P+ dopant is implanted to form a
ground plate 250. Other than a P+ dopant, an N+ type dopant could also be used, since the substrate is now fully isolated. - In a fourth step, a node (gate) dielectric280 is formed on the exposed silicon surfaces. Preferably, the dielectric has a thickness of about 80 Å to about 250 Å, as mentioned above.
- In a fifth step, a top plate, a
conductive material 160 is deposited in a thickness of about 250 Å to about 3000 Å, and more preferably about 1200 Å, and thematerial 160 is etched to define the node plate material. - In a sixth step, a thick dielectric material is deposited in a thickness of about 0.5 μm to about 1.0 μm and a
contact 310 and aninterconnect 330 to the ground plate and contact 410 and interconnect 430 to the node plate. - A perspective (e.g., a 3-D) view of the capacitor built on the SOI wafer is shown in FIG. 3B.
- FIG. 4A indicates how the surface area of a capacitor can be increased as the thickness of the silicon layer h is increased. This capability also is evident from the equations below. For example, if the thickness of the silicon layer of the SOI wafer is the same as the pitch dimension (width + distance (t1+t2≅2t), then the surface area will be 2.5 times more than a planar capacitor. Here, t is the minimal lithographic patternable feature. However, if a phase shift mask or other sub-lithographic technique is used, then t2 can be patterned substantially smaller than t1, and more capacitance could be obtained, as shown in FIG. 4B. For example, for the line t1=2t2, for the same silicon thickness, h, the area ratio (A2 / A1) is increased; here A1= planar surface area (e.g., l×w) and A2=total capacitor surface area.
- To avoid etching polysilicon at the valley (trough) of the islands, the polysilicon is intentionally cut at the top of the silicon island. As shown in
reference numeral 85 of FIG. 2A, a polysilicon plate is defined by a reactive ion etching (RIE), and the cutting position is located at the top of the silicon island. Therefore, the problems associated with RIE, such as leaving a residual material on the silicon sidewalls and others, can be avoided. - The top view and the cross-sectional views of forming such a large capacitor on a bulk silicon wafer are shown in FIGS. 2B and 2A, respectively. It is noted that a contact depth to the polysilicon plate (or node plate) and to the diffusion plate (or the ground plate) are different.
- Specifically, the depth of the contact to the polysilicon node plate may be in the range of about 3500 Å to about 5000 Å, whereas the depth of the contact to the diffusion plate may be in the range of about 5000 Å to about 6000 Å. Therefore, a selective etch is used with a high etch rate ratio between oxide to silicon or polysilicon ratio is about 20:1. This process is also well known in the art.
- For an SOI wafer, the process would be simpler, because the depth is defined by the SOI silicon layer thickness.
- For a thin SOI wafer (e.g., having a thickness below about 3000 Å), a processing via SIMOX may not be appropriate to adapt this method, because the increased area is not significant.
- For a thicker SOI (e.g., having a silicon thickness of about 500 nm to about 2.0 μm) formed by wafer bonding, this method will be very attractive because the increase capacitor size is significant as shown in the chart of FIG. 4B.
- In FIG. 3A, a cross-sectional view of the capacitor on an SOI wafer is shown. For a unit surface area, the increased capacitor area is a function of the silicon material thickness, or “h”, if the island width and the island-to-island space dimension are both “t”.
- In FIG. 4A, the increased capacitor area becomes significant as the “h” is increased. For example, for t=0.5 μm, and h=1.5 μm, then the capacitor area would be increased by about 3.5 times. As evident from FIG. 4A, the following relationships apply:
- A1=l·w (the planar surface area);
- pitch =(t1+t2);
- # of islands=w/(t1+t2)=n; and
- A2=(2h+t1)×n×l; (total capacitor area). Let t1=t2=t=minimal lithographic dimension then A2=(2h+t/2t) l w; and
- (A2/A1)=(2h+t)/(2t)(the area ratio).
- FIG. 4B illustrates that thicker SOI is advantageous with the present invention.
- FIG. 4C illustrates a cross-section of the island structures and an exemplary relationship of t1 (e.g., island thickness) and t2 (e.g., spacing between the islands). It is noted that, for example, with t1 being 0.15 micron patterned by a DUV lithographic technique, then t2 is 0.08 micron, and can be formed in a sub-lithographic technique in which a special phase shift mask is employed.
- FIG. 5 illustrates a flowchart of the
method 500 of the invention which can be applied to either bulk silicon wafers or SOI wafers. - Specifically, in step501, at least one conductive island is formed in a conductive substrate, as described above. In
step 502, a dielectric material is formed (e.g., grown or deposited) over the island(s). - In
step 503, a conductive material is formed over the dielectric material. Instep 504, the conductive material is patterned, and finally instep 505, a contact is formed to the patterned conductive material to the island(s). - Thus, with the invention, a method is provided for forming a semiconductor device (e.g., a large capacitor) on a bulk or a thicker SOI wafer with minimal chip area without using extra process steps.
- While the invention has been described in terms of several preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
- For example, other devices besides capacitors would find great benefit with the invention. Specifically, the present invention can be advantageously applied to fabricating high performance transistors to increase a channel width thereof.
Claims (22)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/325,731 US6358791B1 (en) | 1999-06-04 | 1999-06-04 | Method for increasing a very-large-scale-integrated (VLSI) capacitor size on bulk silicon and silicon-on-insulator (SOI) wafers and structure formed thereby |
KR1020000029105A KR100361875B1 (en) | 1999-06-04 | 2000-05-29 | Method for increasing the very-large-scale-integrated (vlsi) capacitor size on bulk silicon and silicon-on-insulator (soi) wafers and structure formed thereby |
TW089110701A TW478091B (en) | 1999-06-04 | 2000-06-09 | Method for increasing the VLSI capacitor size on bulk silicon and silicon-on-insulator (SOI) wafers and structure formed thereby |
US09/996,731 US6649959B2 (en) | 1999-06-04 | 2001-11-30 | Method for increasing a very-large-scale-integrated (VLSI) capacitor size on bulk silicon and silicon-on-insulator (SOI) wafers and structure formed thereby |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/325,731 US6358791B1 (en) | 1999-06-04 | 1999-06-04 | Method for increasing a very-large-scale-integrated (VLSI) capacitor size on bulk silicon and silicon-on-insulator (SOI) wafers and structure formed thereby |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/996,731 Division US6649959B2 (en) | 1999-06-04 | 2001-11-30 | Method for increasing a very-large-scale-integrated (VLSI) capacitor size on bulk silicon and silicon-on-insulator (SOI) wafers and structure formed thereby |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020031871A1 true US20020031871A1 (en) | 2002-03-14 |
US6358791B1 US6358791B1 (en) | 2002-03-19 |
Family
ID=23269189
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/325,731 Expired - Fee Related US6358791B1 (en) | 1999-06-04 | 1999-06-04 | Method for increasing a very-large-scale-integrated (VLSI) capacitor size on bulk silicon and silicon-on-insulator (SOI) wafers and structure formed thereby |
US09/996,731 Expired - Lifetime US6649959B2 (en) | 1999-06-04 | 2001-11-30 | Method for increasing a very-large-scale-integrated (VLSI) capacitor size on bulk silicon and silicon-on-insulator (SOI) wafers and structure formed thereby |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/996,731 Expired - Lifetime US6649959B2 (en) | 1999-06-04 | 2001-11-30 | Method for increasing a very-large-scale-integrated (VLSI) capacitor size on bulk silicon and silicon-on-insulator (SOI) wafers and structure formed thereby |
Country Status (3)
Country | Link |
---|---|
US (2) | US6358791B1 (en) |
KR (1) | KR100361875B1 (en) |
TW (1) | TW478091B (en) |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4176342B2 (en) * | 2001-10-29 | 2008-11-05 | 川崎マイクロエレクトロニクス株式会社 | Semiconductor device and layout method thereof |
US20030134486A1 (en) * | 2002-01-16 | 2003-07-17 | Zhongze Wang | Semiconductor-on-insulator comprising integrated circuitry |
US6984860B2 (en) * | 2002-11-27 | 2006-01-10 | Semiconductor Components Industries, L.L.C. | Semiconductor device with high frequency parallel plate trench capacitor structure |
US6900502B2 (en) * | 2003-04-03 | 2005-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained channel on insulator device |
US6882025B2 (en) * | 2003-04-25 | 2005-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained-channel transistor and methods of manufacture |
US6867433B2 (en) * | 2003-04-30 | 2005-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors |
US20050012087A1 (en) * | 2003-07-15 | 2005-01-20 | Yi-Ming Sheu | Self-aligned MOSFET having an oxide region below the channel |
US6940705B2 (en) * | 2003-07-25 | 2005-09-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Capacitor with enhanced performance and method of manufacture |
US6936881B2 (en) * | 2003-07-25 | 2005-08-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Capacitor that includes high permittivity capacitor dielectric |
US7078742B2 (en) * | 2003-07-25 | 2006-07-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Strained-channel semiconductor structure and method of fabricating the same |
US7301206B2 (en) * | 2003-08-01 | 2007-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator SRAM configured using partially-depleted and fully-depleted transistors |
US7101742B2 (en) * | 2003-08-12 | 2006-09-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained channel complementary field-effect transistors and methods of manufacture |
US7112495B2 (en) * | 2003-08-15 | 2006-09-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method of a strained channel transistor and a second semiconductor component in an integrated circuit |
US6974755B2 (en) * | 2003-08-15 | 2005-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Isolation structure with nitrogen-containing liner and methods of manufacture |
US20050035369A1 (en) * | 2003-08-15 | 2005-02-17 | Chun-Chieh Lin | Structure and method of forming integrated circuits utilizing strained channel transistors |
US7071052B2 (en) * | 2003-08-18 | 2006-07-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistor with reduced leakage |
US6902965B2 (en) * | 2003-10-31 | 2005-06-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained silicon structure |
US7888201B2 (en) | 2003-11-04 | 2011-02-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator SRAM configured using partially-depleted and fully-depleted transistors |
US20050186722A1 (en) * | 2004-02-25 | 2005-08-25 | Kuan-Lun Cheng | Method and structure for CMOS device with stress relaxed by ion implantation of carbon or oxygen containing ions |
CA2567156A1 (en) * | 2004-05-17 | 2006-07-20 | Cambrios Technology Corp. | Biofabrication of transistors including field effect transistors |
US20050266632A1 (en) * | 2004-05-26 | 2005-12-01 | Yun-Hsiu Chen | Integrated circuit with strained and non-strained transistors, and method of forming thereof |
US7244659B2 (en) * | 2005-03-10 | 2007-07-17 | Micron Technology, Inc. | Integrated circuits and methods of forming a field effect transistor |
US7557002B2 (en) * | 2006-08-18 | 2009-07-07 | Micron Technology, Inc. | Methods of forming transistor devices |
US7435671B2 (en) * | 2006-08-18 | 2008-10-14 | International Business Machines Corporation | Trilayer resist scheme for gate etching applications |
US8558278B2 (en) * | 2007-01-16 | 2013-10-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained transistor with optimized drive current and method of forming |
US7989322B2 (en) * | 2007-02-07 | 2011-08-02 | Micron Technology, Inc. | Methods of forming transistors |
KR100871983B1 (en) * | 2007-07-24 | 2008-12-03 | 주식회사 동부하이텍 | Semiconductor memory device and method for fabricating the same |
US20090127722A1 (en) * | 2007-11-20 | 2009-05-21 | Christoph Noelscher | Method for Processing a Spacer Structure, Method of Manufacturing an Integrated Circuit, Semiconductor Device and Intermediate Structure with at Least One Spacer Structure |
US7943961B2 (en) * | 2008-03-13 | 2011-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strain bars in stressed layers of MOS devices |
US7808051B2 (en) * | 2008-09-29 | 2010-10-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Standard cell without OD space effect in Y-direction |
US8513723B2 (en) * | 2010-01-19 | 2013-08-20 | International Business Machines Corporation | Method and structure for forming high performance MOS capacitor along with fully depleted semiconductor on insulator devices on the same chip |
US9893163B2 (en) | 2011-11-04 | 2018-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D capacitor and method of manufacturing same |
US10290495B2 (en) * | 2016-07-29 | 2019-05-14 | Japan Display Inc. | Electronic apparatus and manufacturing method of the same |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4567641A (en) * | 1982-04-12 | 1986-02-04 | General Electric Company | Method of fabricating semiconductor devices having a diffused region of reduced length |
JPS61280651A (en) | 1985-05-24 | 1986-12-11 | Fujitsu Ltd | Semiconductor memory unit |
US5103276A (en) * | 1988-06-01 | 1992-04-07 | Texas Instruments Incorporated | High performance composed pillar dram cell |
US5701022A (en) * | 1989-05-22 | 1997-12-23 | Siemens Aktiengesellschaft | Semiconductor memory device with trench capacitor |
JPH04348068A (en) * | 1991-03-18 | 1992-12-03 | Toshiba Corp | Semiconductor memory device |
JP3311070B2 (en) * | 1993-03-15 | 2002-08-05 | 株式会社東芝 | Semiconductor device |
JP2974561B2 (en) * | 1993-11-08 | 1999-11-10 | 株式会社東芝 | Semiconductor memory device and method of manufacturing the same |
US5658816A (en) * | 1995-02-27 | 1997-08-19 | International Business Machines Corporation | Method of making DRAM cell with trench under device for 256 Mb DRAM and beyond |
US5665622A (en) | 1995-03-15 | 1997-09-09 | International Business Machines Corporation | Folded trench and rie/deposition process for high-value capacitors |
US5770875A (en) | 1996-09-16 | 1998-06-23 | International Business Machines Corporation | Large value capacitor for SOI |
US5770484A (en) | 1996-12-13 | 1998-06-23 | International Business Machines Corporation | Method of making silicon on insulator buried plate trench capacitor |
US5952671A (en) * | 1997-05-09 | 1999-09-14 | Micron Technology, Inc. | Small electrode for a chalcogenide switching device and method for fabricating same |
GB2333894B (en) * | 1998-01-23 | 2002-11-20 | Mitel Corp | Method of fabricating capacitors in semiconductor devices |
SE9800286D0 (en) * | 1998-02-02 | 1998-02-02 | Abb Research Ltd | A transistor of SiC |
DE19805712A1 (en) * | 1998-02-12 | 1999-08-26 | Siemens Ag | Memory cell arrangement and corresponding manufacturing method |
US5969387A (en) * | 1998-06-19 | 1999-10-19 | Philips Electronics North America Corporation | Lateral thin-film SOI devices with graded top oxide and graded drift region |
US6258655B1 (en) * | 1999-03-01 | 2001-07-10 | Micron Technology, Inc. | Method for improving the resistance degradation of thin film capacitors |
US6259135B1 (en) * | 1999-09-24 | 2001-07-10 | International Business Machines Corporation | MOS transistors structure for reducing the size of pitch limited circuits |
-
1999
- 1999-06-04 US US09/325,731 patent/US6358791B1/en not_active Expired - Fee Related
-
2000
- 2000-05-29 KR KR1020000029105A patent/KR100361875B1/en not_active IP Right Cessation
- 2000-06-09 TW TW089110701A patent/TW478091B/en not_active IP Right Cessation
-
2001
- 2001-11-30 US US09/996,731 patent/US6649959B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR20010029757A (en) | 2001-04-16 |
TW478091B (en) | 2002-03-01 |
US6358791B1 (en) | 2002-03-19 |
US20020034844A1 (en) | 2002-03-21 |
US6649959B2 (en) | 2003-11-18 |
KR100361875B1 (en) | 2002-11-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6358791B1 (en) | Method for increasing a very-large-scale-integrated (VLSI) capacitor size on bulk silicon and silicon-on-insulator (SOI) wafers and structure formed thereby | |
US6177699B1 (en) | DRAM cell having a verticle transistor and a capacitor formed on the sidewalls of a trench isolation | |
US5631186A (en) | Method for making a dynamic random access memory using silicon-on-insulator techniques | |
US5593912A (en) | SOI trench DRAM cell for 256 MB DRAM and beyond | |
US5976945A (en) | Method for fabricating a DRAM cell structure on an SOI wafer incorporating a two dimensional trench capacitor | |
US6492245B1 (en) | Method of forming air gap isolation between a bit line contact structure and a capacitor under bit line structure | |
US5160987A (en) | Three-dimensional semiconductor structures formed from planar layers | |
US6884687B2 (en) | Semiconductor processing methods of forming integrated circuitry, forming conductive lines, forming a conductive grid, forming a conductive network, forming an electrical interconnection to a node location, forming an electrical interconnection with a transistor source/drain region, and integrated circuitry | |
KR100193975B1 (en) | Semiconductor Trench Capacitor Cell with Buried Strap | |
KR100193976B1 (en) | Semiconductor Trench Capacitor Cell with Buried Strap | |
US6703273B2 (en) | Aggressive capacitor array cell layout for narrow diameter DRAM trench capacitor structures via SOI technology | |
US6140175A (en) | Self-aligned deep trench DRAM array device | |
US5723381A (en) | Formation of self-aligned overlapping bitline contacts with sacrificial polysilicon fill-in stud | |
JP2002026143A (en) | Method for forming oxide layer on trench sidewall | |
KR0138317B1 (en) | Manufacture of semiconductor device | |
US6027969A (en) | Capacitor structure for a dynamic random access memory cell | |
JP3229279B2 (en) | Method of forming trench buried strap | |
CN110896046A (en) | Shallow trench isolation structure, semiconductor device and preparation method thereof | |
US6620672B1 (en) | SOI DRAM with buried capacitor under the digit lines utilizing a self aligning penetrating storage node contact formation | |
US5907774A (en) | Corrugated post capacitor and method of fabricating using selective silicon deposition | |
US6071773A (en) | Process for fabricating a DRAM metal capacitor structure for use in an integrated circuit | |
US20050164446A1 (en) | Method for manufacturing single-sided buried strap in semiconductor devices | |
KR100376188B1 (en) | Manufacturing method of cylindrical stacked electrode | |
US6117732A (en) | Use of a metal contact structure to increase control gate coupling capacitance for a single polysilicon non-volatile memory cell | |
US6964898B1 (en) | Method for fabricating deep trench capacitor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HSU, LOUIS L.;WANG, LI-KONG;REEL/FRAME:010029/0403;SIGNING DATES FROM 19990528 TO 19990603 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140319 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |