US20020014643A1 - Circuit-incorporating photosensitve device - Google Patents
Circuit-incorporating photosensitve device Download PDFInfo
- Publication number
- US20020014643A1 US20020014643A1 US09/864,861 US86486101A US2002014643A1 US 20020014643 A1 US20020014643 A1 US 20020014643A1 US 86486101 A US86486101 A US 86486101A US 2002014643 A1 US2002014643 A1 US 2002014643A1
- Authority
- US
- United States
- Prior art keywords
- layer
- circuit
- photosensitive
- incorporating
- silicon substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 90
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 86
- 239000010703 silicon Substances 0.000 claims abstract description 86
- 239000000758 substrate Substances 0.000 claims abstract description 79
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims abstract description 47
- 238000000926 separation method Methods 0.000 claims description 16
- 239000002184 metal Substances 0.000 claims description 11
- 238000000034 method Methods 0.000 claims description 9
- 229910003481 amorphous carbon Inorganic materials 0.000 claims description 5
- 238000002844 melting Methods 0.000 claims description 4
- 230000008018 melting Effects 0.000 claims description 4
- 238000009792 diffusion process Methods 0.000 description 48
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 20
- 229920005591 polysilicon Polymers 0.000 description 20
- 206010034972 Photosensitivity reaction Diseases 0.000 description 14
- 230000036211 photosensitivity Effects 0.000 description 14
- 239000012212 insulator Substances 0.000 description 10
- 238000010521 absorption reaction Methods 0.000 description 8
- 239000000203 mixture Substances 0.000 description 7
- 239000012535 impurity Substances 0.000 description 6
- 230000031700 light absorption Effects 0.000 description 5
- 230000003287 optical effect Effects 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000005530 etching Methods 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- 230000003321 amplification Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- 230000035515 penetration Effects 0.000 description 2
- 230000006798 recombination Effects 0.000 description 2
- 238000005215 recombination Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/1443—Devices controlled by radiation with at least one potential jump or surface barrier
Definitions
- the present invention relates to a circuit-incorporating photosensitive device using an SOI (Silicon on Insulator) wafer, and especially to a circuit-incorporating photosensitive device which has high sensibility and low power consumption.
- SOI Silicon on Insulator
- a circuit-incorporating photosensitive device is widely used as an optical pickup, optical communication, or a photosensor, e.g., a photocoupler.
- a photosensor e.g., a photocoupler.
- FIG. 8 is a cross-sectional view illustrating the structure of a conventional circuit-incorporating photosensitive device 400 .
- the conventional circuit-incorporating photosensitive device 400 shown in FIG. 8 has a laminated structure of a P-type silicon substrate 1 and an N-type silicon substrate 4 epitaxially grown on the P-type silicon substrate 1 .
- a photodiode 270 , and a bipolar transistor 280 which is a circuit for processing signals output from the photodiode 270 are integrally provided.
- the N-type silicon substrate 4 is separated into plural regions by P-type embedded diffusion layers 13 .
- the photodiode 270 and the bipolar transistor 280 are respectively provided in the regions separated by the P-type embedded diffusion layers 13 .
- the photodiode 270 is of a PN junction type, formed with the laminated structure of the P-type silicon substrate 1 and the N-type silicon substrate 4 .
- the bipolar transistor 280 has a P-type diffusion layer 7 formed in the N-type silicon substrate 4 near the surface thereof.
- An N-type diffusion layer 8 is formed in the P-type diffusion layer 7 .
- the N-type silicon substrate 4 includes an N-type diffusion layer 6 which extends from the surface of the N-type silicon substrate 4 to an N-type diffusion layer 12 .
- An oxide film layer 9 is provided on the entire surface of the N-type silicon substrate 4 .
- the oxide film layer 9 is provided with wiring 10 a connected to the N-type diffusion layer 6 , wiring 10 b connected to the P-type diffusion layer 7 , and wiring 10 c connected to the N-type diffusion layer 8 (which is embedded near the surface of the P-type diffusion layer 7 ).
- the photosensitivity of the photosensitive portion of the photodiode 270 depends on the photosensitivity at the PN junction, as well as the amount of the light absorption corresponding to the size and thickness of the photodiode 270 .
- a circuit-incorporating photosensitive device used as an optical pickup light having a wavelength of about 635 nm for DVD applications, about 780 nm for CD applications, about 850 nm for space optical transmission, or about 950 nm for a photosensor (e.g., a photocoupler) is normally used.
- a photosensor e.g., a photocoupler
- the light absorption coefficients of silicon (Si) and light penetration depths into silicon for these wavelengths are shown in Table 1.
- the depths to which these light wavelengths penetrate into silicon are no less than 4 ⁇ m. Normally, the depths are greater than the thickness of the N-type silicon substrate 4 which forms the circuit-incorporating photosensitive device 400 .
- the PN junction between the N-type silicon substrate 4 and the P-type silicon substrate 1 is used to improve the photosensitivity of the photodiode 270 and to improve the absorptance at these light wavelengths.
- SiGe layer which has a higher light absorptance
- SOI Silicon on Insulator
- FIG. 9 is a cross-sectional view illustrating a circuit-incorporating photosensitive device 410 in which an SOI wafer 290 is used.
- the SOI wafer 290 includes a silicon substrate 1 and an N-type silicon substrate 4 , with an N-type diffusion layer 3 formed on a lower surface thereof and an oxide film 2 interposed therebetween.
- the N-type silicon substrate 4 of the SOI wafer 290 is separated into plural regions by trench-type separation layers 5 .
- a photodiode 270 and a bipolar transistor 280 are respectively provided in the regions separated by the trench-type separation layers 5 .
- the trench-type separation layers 5 extend from the surface of the N-type silicon substrate 4 , through the N-type diffusion layer 3 , so as to reach the oxide film 2 .
- a P-type diffusion layer 7 a which serves as an active layer, is formed near the surface of the N-type silicon substrate 4 .
- An N-type diffusion layer 6 is provided so as to extend from the surface of the N-type silicon substrate 4 to the N-type diffusion layer 3 .
- an NPN-type bipolar transistor 280 which is a signal processing circuit of the photodiode 270 , a base layer 7 b formed of SiGe is embedded as a P-type diffusion layer near the surface of the N-type silicon substrate 4 .
- An N-type diffusion layer 8 is provided near the surface of the base layer 7 b.
- an N-type diffusion layer 6 is provided so as to extend from the N-type silicon substrate 4 to the N-type diffusion layer 3 .
- An oxide film 9 is provided on the entire surface of the N-type silicon substrate 4 .
- the oxide film 9 is provided with an electrode boa connected to the N-type diffusion layer 6 , a base electrode 10 b connected to the base layer 7 b, and an electrode 10 c connected to the N-type diffusion layer 8 (which is embedded near the surface of the base layer 7 b ).
- the thickness of the silicon layer 7 a which serves as an active layer forming the photosensitive portion of the photodiode 270 , is normally about 1 ⁇ m, so that there is a problem in that the amount of light absorption is small.
- Table 1 also shows the light absorptance at different wavelengths in the case where the thickness of the silicon active layer 7 a is 1 ⁇ m. The light absorptance is 22% for a light wavelength of 650 nm, 11% for a light wavelength of 780 nm, 8% for a light wavelength of 850 nm, and 4% for a light wavelength of 950 nm.
- the photodiode 270 has a low photosensitivity because the amount of the light absorption of each of the silicon photosensitive layers 3 a, 4 a, and 7 a is small.
- the output of the photodiode 270 having such a low photosensitivity could be subjected to gain compensation by the signal processing circuit. However, when the gain of the output is compensated, the response speed of the signal processing circuit and the signal-to-noise ratio (S/N ratio) may decrease.
- a circuit-incorporating photosensitive device comprising: an SOI wafer comprising a first silicon substrate, a second silicon substrate, and an oxide film; a photodiode formed in a first region of the SOI wafer; and a signal processing circuit formed in a second region of the SOI wafer, wherein the photodiode comprises a photosensitive layer comprising an SiGe layer.
- the photosensitive layer is formed after the signal processing circuit is formed.
- the photosensitive layer is provided in a recess formed in the SOI wafer.
- the signal processing circuit comprises a high-speed transistor, and at least a portion of the high-speed transistor is formed of an SiGe layer.
- the SiGe layer of the photosensitive layer and the SiGe layer of the high-speed transistor are simultaneously formed.
- the photodiode has a reflection film provided on a bottom surface thereof.
- the reflection film includes a high melting point metal film.
- an antireflection film is provided on the photosensitive layer.
- the antireflection film comprises an SiN film.
- a thermal oxide film is formed between the photosensitive layer and the SiN layer.
- the antireflection film is integrally formed of the photosensitive layer.
- the antireflection film includes an amorphous carbon film.
- a phase difference between light impinging upon the photosensitive layer and light reflecting at the bottom surface of the second silicon substrate is 1 ⁇ 2 of the wavelength of the light impinging upon the photosensitive layer.
- the photosensitive layer is separated into plural photosensitive regions by a trench-type separation layer.
- the photosensitive layer is separated into plural photosensitive regions by forming the photosensitive layer with a selective epitaxial growth method.
- the invention described herein makes possible the advantage of providing a circuit-incorporating photosensitive device with high-sensibility, fast operation, and low power consumption, which prevents a decrease in the SIN ratio.
- FIG. 1 is a cross-sectional view illustrating a circuit-incorporating photosensitive device according to an example of the present invention.
- FIG. 2 is a diagram illustrating a relationship between a composition ratio of an SiGe layer and a bandgap thereof.
- FIG. 3 is a graph illustrating a relationship between wavelengths of irradiated light and absorption coefficients of an Si layer and a Ge layer.
- FIG. 4 is a cross-sectional view illustrating a circuit-incorporating photosensitive device according to an example of the present invention.
- FIGS. 5A to 5 F are cross-sectional views illustrating steps of a fabrication method of a circuit-incorporating photosensitive device according to an example of the present invention.
- FIG. 5G is a cross-sectional view illustrating a circuit-incorporating photosensitive device according to an example of the present invention.
- FIG. 6 is a cross-sectional view illustrating a circuit-incorporating photosensitive device according to an example of the present invention.
- FIG. 7 is a cross-sectional view illustrating a circuit-incorporating photosensitive device according to an example of the present invention.
- FIG. 8 is a cross-sectional view illustrating an exemplary conventional circuit-incorporating itiphotosensitive deice.
- FIG. 9 is a cross-sectional view illustrating an exemplary conventional circuit-incorporating photosensitive device having an SOI structure.
- FIG. 1 is a cross-sectional view illustrating a circuit-incorporating photosensitive device 300 according to Example 1 of the present invention.
- the circuit-incorporating photosensitive device 300 shown in FIG. 1 comprises an SOI wafer 29 .
- an N-type silicon substrate 4 having an N-type diffusion layer 3 formed on a lower surface thereof is provided on a silicon substrate 1 , with an oxide film 2 (e.g., SiO 2 ) interposed between the N-type diffusion layer 3 and the silicon substrate 1 . Since the SOI wafer 29 has a small parasitic capacitance, the circuit-incorporating photosensitive device 300 using the SOI wafer 29 can operate fast while requiring low power consumption.
- oxide film 2 e.g., SiO 2
- the SOI wafer 29 includes a photodiode 27 and a bipolar transistor 28 , which are formed in regions separated by trench-type separation layers 5 provided in the N-type silicon substrate 4 .
- the photodiode 27 comprises a photosensitive layer (formed of SiGe) 17 a for receiving light.
- the bipolar transistor 28 constitutes a signal processing circuit of the photodiode 27 .
- the trench-type separation layers 5 extend from the surface of the N-type silicon substrate 4 , through the N-type diffusion layer 3 , so as to reach the oxide film 2 .
- the SiGe photosensitive layer 17 a is formed near the surface of the N-type silicon substrate 4 in the photodiode 27 . Specifically, the region near the surface of the N-type silicon substrate 4 is etched away to a depth corresponding to the thickness of the photosensitive layer 17 a, thereby forming a recess 35 .
- the photosensitive layer 17 a is formed by growing a crystal of SiGe in the recess 35 .
- the photosensitive layer 17 a serves as the photosensitive region of the photodiode 27 .
- an N-type diffusion layer 6 is provided which extends from the surface of the N-type silicon substrate 4 to the N-type diffusion layer 3 .
- the photosensitive layer 17 a of the photodiode 27 is embedded in the recess 35 provided in the N-type silicon substrate 4 , and the surface of the photosensitive layer 17 a is planed so as to become flush with the surface of the N-type silicon substrate 4 . Any wiring provided on the surface is similarly planed.
- the bipolar transistor 28 which serves as a signal processing circuit of the photodiode 27 , includes a base layer (formed of SiGe) 17 b near the surface of the N-type silicon substrate 4 .
- An N-type diffusion 15 layer 8 is formed in the base layer 17 b.
- the N-type silicon substrate 4 includes an N-type diffusion layer 6 which extends from the surface of the N-type silicon substrate 4 to the N-type diffusion layer 3 .
- An oxide film layer 9 is provided on the entire surface of the N-type silicon substrate 4 .
- the oxide film 9 is provided with metal wiring 10 a connected to the N-type diffusion layer 6 , metal wiring 10 b connected to the base layer 17 b, and metal wiring 10 c connected to the N-type diffusion layer 8 , which is formed in the base layer 17 b.
- the circuit-incorporating photosensitive device 300 includes; a photodiode 27 which has significantly improved photosensitivity because the photosensitive layer 17 a which is formed of SiGe having a high light absorptance is provided in the photosensitive region of the photodiode 27 . Furthermore, since the base layer 17 b of the bipolar transistor 28 is also formed of SiGe, the carrier injection efficiency of the bipolar transistor 28 is increased. Thus, the current amplification hfe is increased, thereby enabling faster operation than in conventional circuit-incorporating devices.
- FIG. 2 is a graph illustrating a relationship between the composition ratio between Si and Ge in the SiGe layer and the bandgap thereof.
- FIG. 3 is a graph illustrating a relationship between the absorption coefficient and the wavelength of light with which the Si layer and the Ge layer are irradiated.
- the bandgap of the SiGe layer varies in accordance with the composition ratio between Si and Ge.
- the concentration of Ge relative to Si increases, the bandgap of the SiGe layer becomes narrower.
- the absorption coefficient increases.
- the photosensitivity of the photodiode 27 featuring the SiGe photosensitive layer 17 a increases, and faster operation can be obtained.
- the Si layer and Ge layer have different absorption coefficients as shown in FIG. 3.
- the overall absorption coefficient significantly increases at certain wavelengths as compared to the case of using Si alone.
- the photosensitive layer 17 a of the photodiode 27 is designed with a thickness of not more than about 1 ⁇ m from the perspective of crystallinity.
- a thickness of not more than about 1 ⁇ m from the perspective of crystallinity.
- an absorption coefficient of about 10000 cm ⁇ 1 will be required. Therefore, in order to improve the photosensitivity of the photodiode 27 as shown in FIG. 1, the composition ratio between Si and Ge in the photosensitive layer 17 a is set so that the absorption coefficient in the wavelength band of received light is about 10000 cm ⁇ 1 or more.
- the SiGe layer forming the photosensitive layer 17 a i.e., the active layer of the photodiode 27
- the SiGe layer forming the base layer 17 b of the bipolar transistor 28 are provided near the surface of the N-type silicon substrate 4 .
- the SiGe layers can be formed simultaneously and the number of steps required for fabricating the circuit-incorporating photosensitive device 300 is not increased.
- each of the SiGe layers can be a multilayer film or a superlattice layer.
- the carrier injection efficiency can be increased without increasing the thickness of the layers.
- FIG. 4 is a cross-sectional view illustrating a circuit-incorporating photosensitive device 310 according to Example 2 of the present invention.
- the circuit-incorporating photosensitive device 310 shown in FIG. 4 comprises an SOI wafer 29 .
- a silicon substrate 4 having an N-type diffusion layer 3 formed on a lower surface thereof is provided on a silicon substrate 1 , with an oxide film 2 interposed between the N-type diffusion layer 3 and the silicon substrate 1 .
- the SOI wafer 29 includes a photodiode 27 and a bipolar transistor 28 , which are formed in regions separated by trench-type separation layers 5 provided in the N-type silicon substrate 4 .
- the photodiode 27 comprises a photosensitive layer (formed of SiGe) 17 a for receiving light.
- the bipolar transistor 28 constitutes a signal processing circuit of the photodiode 27 .
- the trench-type separation layers 5 extend from the N-type silicon substrate 4 through an N-type diffusion layer 3 so as to reach the oxide film 2 .
- an N-type diffusion layer 6 is provided along each trench-type separation layer 5 so as to extend from the surface of the N-type silicon substrate 4 to the N-type diffusion layer 3 .
- a photosensitive layer 17 a formed of SiGe is laminated on the surface of the N-type silicon substrate 4 .
- an antireflection film 21 is laminated.
- a polysilicon layer 16 doped with P-type impurities is provided on the surface of the N-type silicon substrate 4 to bring the anode of the photodiode 27 into conduction.
- the regions other than the laminated portion of the photosensitive layer 17 a and the antireflection film 21 are covered with an oxide insulator film 15 .
- a sidewall spacer 18 is provided on the edge of each side of the photosensitive layer 17 a and the antireflection film 21 .
- metal wiring 22 d and 22 e are provided as electrodes extend through the oxide insulator film 15 and contacting the polysilicon layer 16 and the N-type diffusion layer 6 , respectively.
- a base layer 17 b formed of SiGe layer is laminated on the surface of the N-type silicon substrate 4 .
- a polysilicon layer 16 doped with P-type impurities is provided on the surface of the N-type silicon substrate 4 to bring the base electrode of the bipolar transistor 28 into conduction.
- the regions other than the base layer 17 b and the polysilicon layer 16 are covered with an oxide insulator film 15 .
- a polysilicon layer 19 doped with N-type impurities is laminated so as to form an emitter.
- Sidewall spacers 18 are respectively interposed between either end of the base layer 17 b and the polysilicon layer 19 .
- Each side of the polysilicon layer 19 is embedded in the oxide insulator layer 15 .
- the surface of the polysilicon layer 19 is also covered with the oxide insulator layer 15 .
- metal wiring 22 a, 22 b and 22 c are respectively provided as electrodes extending through the oxide insulator film 15 and contacting the N-type diffusion layer 6 , the base layer 17 b and the polysilicon layer 16 .
- the photosensitive layer 17 a and the base layer 17 b can be formed of a multilayer film or a superlattice layer of SiGe.
- FIGS. 5A to 5 F are cross-sectional views illustrating a fabrication process of the circuit-incorporating photosensitive device 310 shown in FIG. 4. The method for fabricating the circuit-incorporating photosensitive device 310 is described with reference to FIGS. 5A to 5 F.
- the N-type silicon substrate 4 having the N-type diffusion layer 3 formed on a lower surface thereof is provided on the silicon substrate 1 , with the oxide film 2 interposed between the N-type diffusion layer 3 and the silicon substrate 1 , thus forming the SOI wafer 29 .
- the N-type diffusion layer 3 is not required.
- the substrate 4 is not necessarily N-type, but may be of P-type.
- the SOI wafer 29 may be formed by adhering the silicon substrate 1 and the silicon substrate 4 together, or by a method such as SIMOX.
- the trench-type separation layers 5 are formed. Each separation layer 5 is formed along the direction of thickness of the silicon substrate 4 so as to extend from the surface of the silicon substrate 4 , through the N-type diffusion layer 3 , to the oxide film 2 . After each separation layer 5 is formed, in the regions where the photodiode 27 and the bipolar transistor 28 are respectively formed, the N-type diffusion layers 6 are formed along each trench-type separation layer 5 . Then, the oxide film 15 is formed on the entire surface of the N-type silicon substrate 4 .
- the oxide film 15 of a central portion of the regions where the photodiode 27 and the bipolar transistor 28 are respectively formed is removed by etching to expose the surface of the N-type silicon substrate 4 .
- the polysilicon layer 16 doped with N-type impurities is formed to bring the anode of the photodiode 27 into conduction.
- the polysilicon layer 16 doped with P-type impurities is formed to bring the base electrode of the bipolar transistor 28 into conduction.
- portions of the oxide film 15 and the polysilicon layers 16 are removed by etching to expose the surface of the N-type silicon substrate 4 except at the farther end (from the N-type diffusion layer 6 ) of the polysilicon layer 16 in the region defining the photodiode 27 . Also, the oxide film 15 and the polysilicon layers 16 are removed by etching to expose the surface of the N-type silicon substrate 4 except at both ends of the polysilicon layer 16 in the region defining the bipolar transistor 28 .
- SiGe layers are simultaneously formed on the exposed surface of the N-type silicon substrate 4 in the regions defining the photodiode 27 and the bipolar transistor 28 , through selective growth by a method such as MBE.
- the photosensitive layer 17 a as a photosensitive region of the photodiode 27 and the base layer 17 b of the bipolar transistor 28 are formed at the same time.
- the photosensitive layer 17 a may be formed by a selective epitaxial method. In this case, as shown in FIG. 7, the photosensitive layer 17 a can be formed into separate plural photosensitive regions.
- sidewall spacers 18 are provided on the respective edge portions of at both ends of the photosensitive layer 17 a and the base layer 17 b. Then, as shown in FIG. 5E, the polysilicon layer 19 doped with N-type impurities is formed on the base layer 17 b and on a portion of the oxide film 15 covering the polysilicon layer 16 next to the base layer 17 b.
- the antireflection film 21 is formed on the photosensitive layer 17 a in the region where the photodiode 27 is located. Then, an oxide film 20 is formed on portions other than the antireflection film 21 by CVD, or the like.
- an SiN film can be integrally formed on the surface of the photosensitive layer 17 a as the antireflection film 21 .
- a thermal oxide film 21 ′ such as SiO 2
- SiO 2 may be formed on the surface of the photosensitive layer 17 a first, and then an SiN film may be formed as the antireflection film 21 .
- An amorphous carbon film which can be formed at a low temperature may be formed as the antireflection film 21 .
- Contact holes are provided in the oxide film 15 in the region defining the photodiode 27 , such that the contact holes reach the surfaces of the polysilicon layer 16 and the N-type diffusion layer 6 , respectively.
- metal wiring 22 d or 22 e is provided to form an electrode.
- contact holes which reach one of the polysilicon layer 16 , the polysilicon layer 19 on the base layer 17 b and the N-type diffusion layer 6 are formed.
- metal wiring 22 a, 22 b or 22 c is provided to form an electrode.
- the circuit-incorporating photosensitive device 310 includes the photosensitive layer 17 a, which is formed of an SiGe layer having a high light absorptance serving as the photosensitive region of the photodiode 27 .
- the photosensitivity of the photodiode 27 is significantly improved.
- the base layer 17 b of the bipolar transistor 28 is formed of SiGe, the injection efficiency of the carriers in the bipolar transistor 28 is increased. Therefore, the current amplification hfe can be higher and a faster operation is achieved.
- the antireflection layer 21 is provided on the photosensitive layer 17 a of the photodiode 27 , light impinging upon the photosensitive layer 17 a can be absorbed effectively, which also improves the photosensitivity of the photodiode 27 .
- an amorphous carbon film which can be grown at a low temperature of 100° C. or less is particularly preferable.
- the composition and the properties of SiGe which forms the photosensitive layer 17 a will be affected by a high-temperature heat treatment. Therefore, if the amorphous carbon film is grown at the temperature of 100° C. or less, the composition of SiGe which forms the photosensitive layer 17 a will not change.
- the thickness of the photosensitive layer 17 a and the silicon substrate 4 may be adjusted to be an integer multiple of ⁇ /4 n ( ⁇ : the wavelength of the light, n: the index of the refraction), so that the phase difference between the light impinging upon the photosensitive layer 17 a formed of SiGe and the light through the photosensitive layer 17 a reflecting from the bottom surface of the silicon substrate 4 will be about ⁇ /2.
- the photosensitivity of the photodiode 27 can be further improved.
- FIG. 6 is a cross-sectional view of a circuit-incorporating photosensitive device 320 according to Example 3 of the present invention.
- a reflection film 23 which is formed of a high melting point metal film is provided on the silicon substrate 1 .
- the structure is similar to that of the circuit-incorporating photosensitive device 310 except for the reflection film 23 .
- the light transmitted through the photosensitive layer 17 a is reflected from the reflection film 23 so as to return to the photosensitive layer 17 a.
- the photosensitive layer 17 a can obtain a level of photosensitivity which is equal to that of a twice-as-thick photosensitive layer.
- a high melting point metal film which forms the reflection film 23 can be sputtered to the surface of either one of the silicon substrate 1 or the N-type silicon substrate 4 which are adhered together when forming the SOI wafer 29 .
- the proportion of Ge is increased so as to increase the light absorption coefficient of the photosensitive layer 17 a formed of SiGe, the distortion of the Si layer will be greater and the crystallinity will be lowered. Therefore, the photosensitive layer 17 a may not be thick enough to sufficiently absorb light. However, with the circuit-incorporating photosensitive device 320 , the light can be absorbed sufficiently with a thin photosensitive layer 17 a by providing the reflection film 23 .
- the N-type silicon substrate 4 and the photosensitive layer 17 a may be separated into plural photosensitive regions by the trench-type separation layers 5 .
- a segmented photodiode preferably used as an optical pickup or a camera device, is provided.
- the photodiode 27 a becomes free from crosstalk and thus, high resolution can be achieved.
- the photosensitive layer 17 a formed of SiGe may be formed by a selective epitaxial method, the photosensitive layer 17 a may be separated into plural regions when the photosensitive layer 17 a is formed thorough such selective epitaxial growth.
- a photodiode having a photosensitive layer formed of SiGe and a signal processing circuit are provided on an SOI wafer which has lower power consumption.
- the photodiode can achieve higher photosensitivity, and the signal processing circuit can have lower gain. Accordingly, the response speed in the signal processing circuit, the S/N ratio, etc., can be prevented from decreasing.
- a high-speed transistor having a portion formed of SiGe on the same SOI wafer as a signal processing circuit, the speed of the signal processing is increased, and a photosensitive device with fast operation, high sensitivity and low power consumption can be provided.
Abstract
A circuit-incorporating photosensitive device comprising: an SOI wafer including a first silicon substrate, a second silicon substrate, and an oxide film; a photodiode formed in a first region of the SOI wafer; and a signal processing circuit formed in a second region of the SOI wafer, wherein the photodiode includes a photosensitive layer formed of an SiGe layer.
Description
- 1. Field Of The Invention
- The present invention relates to a circuit-incorporating photosensitive device using an SOI (Silicon on Insulator) wafer, and especially to a circuit-incorporating photosensitive device which has high sensibility and low power consumption.
- 2. Description Of The Related Art
- A circuit-incorporating photosensitive device is widely used as an optical pickup, optical communication, or a photosensor, e.g., a photocoupler. In recent years, there has been intense demand for the higher sensibility, faster operation, and lower power consumption of circuit-incorporating photosensitive devices in all such applications.
- FIG. 8 is a cross-sectional view illustrating the structure of a conventional circuit-incorporating
photosensitive device 400. The conventional circuit-incorporatingphotosensitive device 400 shown in FIG. 8 has a laminated structure of a P-type silicon substrate 1 and an N-type silicon substrate 4 epitaxially grown on the P-type silicon substrate 1. In this laminated structure, aphotodiode 270, and abipolar transistor 280 which is a circuit for processing signals output from thephotodiode 270 are integrally provided. The N-type silicon substrate 4 is separated into plural regions by P-type embeddeddiffusion layers 13. Thephotodiode 270 and thebipolar transistor 280 are respectively provided in the regions separated by the P-type embeddeddiffusion layers 13. - The
photodiode 270 is of a PN junction type, formed with the laminated structure of the P-type silicon substrate 1 and the N-type silicon substrate 4. - The
bipolar transistor 280 has a P-type diffusion layer 7 formed in the N-type silicon substrate 4 near the surface thereof. An N-type diffusion layer 8 is formed in the P-type diffusion layer 7. Furthermore, the N-type silicon substrate 4 includes an N-type diffusion layer 6 which extends from the surface of the N-type silicon substrate 4 to an N-type diffusion layer 12. - An
oxide film layer 9 is provided on the entire surface of the N-type silicon substrate 4. In thebipolar transistor 280 region, theoxide film layer 9 is provided withwiring 10 a connected to the N-type diffusion layer 6,wiring 10 b connected to the P-type diffusion layer 7, andwiring 10 c connected to the N-type diffusion layer 8 (which is embedded near the surface of the P-type diffusion layer 7). - In the circuit-incorporating
photosensitive device 400 having such a structure, the photosensitivity of the photosensitive portion of thephotodiode 270 depends on the photosensitivity at the PN junction, as well as the amount of the light absorption corresponding to the size and thickness of thephotodiode 270. - In a circuit-incorporating photosensitive device used as an optical pickup, light having a wavelength of about 635 nm for DVD applications, about 780 nm for CD applications, about 850 nm for space optical transmission, or about 950 nm for a photosensor (e.g., a photocoupler) is normally used. The light absorption coefficients of silicon (Si) and light penetration depths into silicon for these wavelengths are shown in Table 1.
TABLE 1 Light Light absorptance absorption Penetration in an active Wavelength coefficient depth layer of 1 μm 650 nm 2500 cm −14 μm 22% 780 nm 1200 cm−1 8.5 μm 11% 850 nm 800 cm−1 12.5 μm 8% 950 nm 400 cm−1 25 μm 4% - As shown in Table 1, the depths to which these light wavelengths penetrate into silicon are no less than 4 μm. Normally, the depths are greater than the thickness of the N-
type silicon substrate 4 which forms the circuit-incorporatingphotosensitive device 400. Thus, the PN junction between the N-type silicon substrate 4 and the P-type silicon substrate 1 is used to improve the photosensitivity of thephotodiode 270 and to improve the absorptance at these light wavelengths. - On the other hand, for faster operation and lower power consumption, it is effective to use a SiGe layer (which has a higher light absorptance) as a base layer, as well as an SOI (Silicon on Insulator) wafer, as shown in, for example, Japanese Laid-Open Publication No. 6-61434.
- FIG. 9 is a cross-sectional view illustrating a circuit-incorporating
photosensitive device 410 in which anSOI wafer 290 is used. TheSOI wafer 290 includes asilicon substrate 1 and an N-type silicon substrate 4, with an N-type diffusion layer 3 formed on a lower surface thereof and anoxide film 2 interposed therebetween. - The N-
type silicon substrate 4 of theSOI wafer 290 is separated into plural regions by trench-type separation layers 5. Aphotodiode 270 and abipolar transistor 280 are respectively provided in the regions separated by the trench-type separation layers 5. The trench-type separation layers 5 extend from the surface of the N-type silicon substrate 4, through the N-type diffusion layer 3, so as to reach theoxide film 2. - In the
photodiode 270, a P-type diffusion layer 7 a, which serves as an active layer, is formed near the surface of the N-type silicon substrate 4. An N-type diffusion layer 6 is provided so as to extend from the surface of the N-type silicon substrate 4 to the N-type diffusion layer 3. - In an NPN-type
bipolar transistor 280 which is a signal processing circuit of thephotodiode 270, a base layer 7 b formed of SiGe is embedded as a P-type diffusion layer near the surface of the N-type silicon substrate 4. An N-type diffusion layer 8 is provided near the surface of the base layer 7 b. Furthermore, in the N-type silicon substrate 4, an N-type diffusion layer 6 is provided so as to extend from the N-type silicon substrate 4 to the N-type diffusion layer 3. - An
oxide film 9 is provided on the entire surface of the N-type silicon substrate 4. In the NPN-typebipolar transistor 280 region, theoxide film 9 is provided with an electrode boa connected to the N-type diffusion layer 6, abase electrode 10 b connected to the base layer 7 b, and anelectrode 10 c connected to the N-type diffusion layer 8 (which is embedded near the surface of the base layer 7 b). - In the circuit-incorporating
photosensitive device 410 having such a structure, the thickness of thesilicon layer 7 a, which serves as an active layer forming the photosensitive portion of thephotodiode 270, is normally about 1 μm, so that there is a problem in that the amount of light absorption is small. Table 1 also shows the light absorptance at different wavelengths in the case where the thickness of the siliconactive layer 7 a is 1 μm. The light absorptance is 22% for a light wavelength of 650 nm, 11% for a light wavelength of 780 nm, 8% for a light wavelength of 850 nm, and 4% for a light wavelength of 950 nm. - The
photodiode 270 has a low photosensitivity because the amount of the light absorption of each of the siliconphotosensitive layers - The output of the
photodiode 270 having such a low photosensitivity could be subjected to gain compensation by the signal processing circuit. However, when the gain of the output is compensated, the response speed of the signal processing circuit and the signal-to-noise ratio (S/N ratio) may decrease. - According to one aspect of the invention, there is provided a circuit-incorporating photosensitive device comprising: an SOI wafer comprising a first silicon substrate, a second silicon substrate, and an oxide film; a photodiode formed in a first region of the SOI wafer; and a signal processing circuit formed in a second region of the SOI wafer, wherein the photodiode comprises a photosensitive layer comprising an SiGe layer.
- In one embodiment of the invention, the photosensitive layer is formed after the signal processing circuit is formed.
- In one embodiment of the invention, the photosensitive layer is provided in a recess formed in the SOI wafer.
- In one embodiment of the invention, the signal processing circuit comprises a high-speed transistor, and at least a portion of the high-speed transistor is formed of an SiGe layer.
- In one embodiment of the invention, the SiGe layer of the photosensitive layer and the SiGe layer of the high-speed transistor are simultaneously formed.
- In one embodiment of the invention, the photodiode has a reflection film provided on a bottom surface thereof.
- In one embodiment of the invention, the reflection film includes a high melting point metal film.
- In one embodiment of the invention, an antireflection film is provided on the photosensitive layer.
- In one embodiment of the invention, the antireflection film comprises an SiN film.
- In one embodiment of the invention, a thermal oxide film is formed between the photosensitive layer and the SiN layer.
- In one embodiment of the invention, the antireflection film is integrally formed of the photosensitive layer.
- In one embodiment of the invention, the antireflection film includes an amorphous carbon film.
- In one embodiment of the invention, a phase difference between light impinging upon the photosensitive layer and light reflecting at the bottom surface of the second silicon substrate is ½ of the wavelength of the light impinging upon the photosensitive layer.
- In one embodiment of the invention, the photosensitive layer is separated into plural photosensitive regions by a trench-type separation layer.
- In one embodiment of the invention, the photosensitive layer is separated into plural photosensitive regions by forming the photosensitive layer with a selective epitaxial growth method.
- Thus, the invention described herein makes possible the advantage of providing a circuit-incorporating photosensitive device with high-sensibility, fast operation, and low power consumption, which prevents a decrease in the SIN ratio.
- This and other advantages of the present invention will become apparent to those skilled in the art upon reading and understanding the following detailed description with reference to the accompanying figures.
- FIG. 1 is a cross-sectional view illustrating a circuit-incorporating photosensitive device according to an example of the present invention.
- FIG. 2 is a diagram illustrating a relationship between a composition ratio of an SiGe layer and a bandgap thereof.
- FIG. 3 is a graph illustrating a relationship between wavelengths of irradiated light and absorption coefficients of an Si layer and a Ge layer.
- FIG. 4 is a cross-sectional view illustrating a circuit-incorporating photosensitive device according to an example of the present invention.
- FIGS. 5A to5F are cross-sectional views illustrating steps of a fabrication method of a circuit-incorporating photosensitive device according to an example of the present invention.
- FIG. 5G is a cross-sectional view illustrating a circuit-incorporating photosensitive device according to an example of the present invention.
- FIG. 6 is a cross-sectional view illustrating a circuit-incorporating photosensitive device according to an example of the present invention.
- FIG. 7 is a cross-sectional view illustrating a circuit-incorporating photosensitive device according to an example of the present invention.
- FIG. 8 is a cross-sectional view illustrating an exemplary conventional circuit-incorporating itiphotosensitive deice.
- FIG. 9 is a cross-sectional view illustrating an exemplary conventional circuit-incorporating photosensitive device having an SOI structure.
- Hereinafter, embodiments of the present invention will be described in detail with reference to the figures.
- FIG. 1 is a cross-sectional view illustrating a circuit-incorporating
photosensitive device 300 according to Example 1 of the present invention. The circuit-incorporatingphotosensitive device 300 shown in FIG. 1 comprises anSOI wafer 29. In the circuit-incorporatingphotosensitive device 300, an N-type silicon substrate 4 having an N-type diffusion layer 3 formed on a lower surface thereof is provided on asilicon substrate 1, with an oxide film 2 (e.g., SiO2) interposed between the N-type diffusion layer 3 and thesilicon substrate 1. Since theSOI wafer 29 has a small parasitic capacitance, the circuit-incorporatingphotosensitive device 300 using theSOI wafer 29 can operate fast while requiring low power consumption. - The
SOI wafer 29 includes aphotodiode 27 and abipolar transistor 28, which are formed in regions separated by trench-type separation layers 5 provided in the N-type silicon substrate 4. Thephotodiode 27 comprises a photosensitive layer (formed of SiGe) 17 a for receiving light. Thebipolar transistor 28 constitutes a signal processing circuit of thephotodiode 27. The trench-type separation layers 5 extend from the surface of the N-type silicon substrate 4, through the N-type diffusion layer 3, so as to reach theoxide film 2. - The SiGe
photosensitive layer 17 a is formed near the surface of the N-type silicon substrate 4 in thephotodiode 27. Specifically, the region near the surface of the N-type silicon substrate 4 is etched away to a depth corresponding to the thickness of thephotosensitive layer 17 a, thereby forming arecess 35. Thephotosensitive layer 17 a is formed by growing a crystal of SiGe in therecess 35. Thephotosensitive layer 17 a serves as the photosensitive region of thephotodiode 27. Furthermore, in the N-type silicon substrate 4 of thephotodiode 27, an N-type diffusion layer 6 is provided which extends from the surface of the N-type silicon substrate 4 to the N-type diffusion layer 3. - The
photosensitive layer 17 a of thephotodiode 27 is embedded in therecess 35 provided in the N-type silicon substrate 4, and the surface of thephotosensitive layer 17 a is planed so as to become flush with the surface of the N-type silicon substrate 4. Any wiring provided on the surface is similarly planed. - The
bipolar transistor 28, which serves as a signal processing circuit of thephotodiode 27, includes a base layer (formed of SiGe) 17 b near the surface of the N-type silicon substrate 4. An N-type diffusion 15layer 8 is formed in thebase layer 17 b. Furthermore, the N-type silicon substrate 4 includes an N-type diffusion layer 6 which extends from the surface of the N-type silicon substrate 4 to the N-type diffusion layer 3. - An
oxide film layer 9 is provided on the entire surface of the N-type silicon substrate 4. In thebipolar transistor 28 region, theoxide film 9 is provided withmetal wiring 10 a connected to the N-type diffusion layer 6,metal wiring 10 b connected to thebase layer 17 b, andmetal wiring 10 c connected to the N-type diffusion layer 8, which is formed in thebase layer 17 b. - The circuit-incorporating
photosensitive device 300 includes; aphotodiode 27 which has significantly improved photosensitivity because thephotosensitive layer 17 a which is formed of SiGe having a high light absorptance is provided in the photosensitive region of thephotodiode 27. Furthermore, since thebase layer 17 b of thebipolar transistor 28 is also formed of SiGe, the carrier injection efficiency of thebipolar transistor 28 is increased. Thus, the current amplification hfe is increased, thereby enabling faster operation than in conventional circuit-incorporating devices. - FIG. 2 is a graph illustrating a relationship between the composition ratio between Si and Ge in the SiGe layer and the bandgap thereof. FIG. 3 is a graph illustrating a relationship between the absorption coefficient and the wavelength of light with which the Si layer and the Ge layer are irradiated. As shown in FIG. 2, the bandgap of the SiGe layer varies in accordance with the composition ratio between Si and Ge. As the concentration of Ge relative to Si increases, the bandgap of the SiGe layer becomes narrower. As the bandgap becomes narrower, the absorption coefficient increases. Thus, the photosensitivity of the
photodiode 27 featuring the SiGephotosensitive layer 17 a increases, and faster operation can be obtained. - Furthermore, the Si layer and Ge layer have different absorption coefficients as shown in FIG. 3. Thus, by using an SiGe layer which is intercrystallized with Si and Ge, the overall absorption coefficient significantly increases at certain wavelengths as compared to the case of using Si alone.
- In the circuit-incorporating
photosensitive device 300 shown in FIG. 1, thephotosensitive layer 17 a of thephotodiode 27 is designed with a thickness of not more than about 1 μm from the perspective of crystallinity. In order to ensure that a light amount of 1-1/e is absorbed in such aphotosensitive layer 17 a having a thickness of 1 μm, an absorption coefficient of about 10000 cm−1 will be required. Therefore, in order to improve the photosensitivity of thephotodiode 27 as shown in FIG. 1, the composition ratio between Si and Ge in thephotosensitive layer 17 a is set so that the absorption coefficient in the wavelength band of received light is about 10000 cm−1 or more. - The SiGe layer forming the
photosensitive layer 17 a (i.e., the active layer of the photodiode 27) and the SiGe layer forming thebase layer 17 b of thebipolar transistor 28 are provided near the surface of the N-type silicon substrate 4. Thus, the SiGe layers can be formed simultaneously and the number of steps required for fabricating the circuit-incorporatingphotosensitive device 300 is not increased. - Furthermore, each of the SiGe layers can be a multilayer film or a superlattice layer. By employing a multilayer film or a superlattice layer, the carrier injection efficiency can be increased without increasing the thickness of the layers.
- It is preferable to avoid a heat treatment after the SiGe layer is formed because the composition and the properties of the SiGe layer will be changed if it is subjected to a high temperature after it is formed. Thus, in the circuit-incorporating
photosensitive device 300 shown in FIG. 1, it is preferable to form thephotosensitive layer 17 a and thebase layer 17 b (both of which are SiGe layers) after completing a heat diffusion process which may be used to form thebipolar transistor 28. - FIG. 4 is a cross-sectional view illustrating a circuit-incorporating
photosensitive device 310 according to Example 2 of the present invention. Similarly to the circuit-incorporatingphotosensitive device 300, the circuit-incorporatingphotosensitive device 310 shown in FIG. 4 comprises anSOI wafer 29. In theSOI wafer 29, asilicon substrate 4 having an N-type diffusion layer 3 formed on a lower surface thereof is provided on asilicon substrate 1, with anoxide film 2 interposed between the N-type diffusion layer 3 and thesilicon substrate 1. - The
SOI wafer 29 includes aphotodiode 27 and abipolar transistor 28, which are formed in regions separated by trench-type separation layers 5 provided in the N-type silicon substrate 4. Thephotodiode 27 comprises a photosensitive layer (formed of SiGe) 17 a for receiving light. Thebipolar transistor 28 constitutes a signal processing circuit of thephotodiode 27. The trench-type separation layers 5 extend from the N-type silicon substrate 4 through an N-type diffusion layer 3 so as to reach theoxide film 2. In each of the regions where thephotodiode 27 and thebipolar transistor 28 are formed, an N-type diffusion layer 6 is provided along each trench-type separation layer 5 so as to extend from the surface of the N-type silicon substrate 4 to the N-type diffusion layer 3. - In the
photodiode 27, aphotosensitive layer 17 a formed of SiGe is laminated on the surface of the N-type silicon substrate 4. On thephotosensitive layer 17 a, anantireflection film 21 is laminated. To a side of thephotosensitive layer 17 a and theantireflection film 21 which are laminated together, apolysilicon layer 16 doped with P-type impurities is provided on the surface of the N-type silicon substrate 4 to bring the anode of thephotodiode 27 into conduction. The regions other than the laminated portion of thephotosensitive layer 17 a and theantireflection film 21 are covered with anoxide insulator film 15. On the edge of each side of thephotosensitive layer 17 a and theantireflection film 21, asidewall spacer 18 is provided. - In the
oxide insulator film 15,metal wiring oxide insulator film 15 and contacting thepolysilicon layer 16 and the N-type diffusion layer 6, respectively. - In the
bipolar transistor 28, abase layer 17 b formed of SiGe layer is laminated on the surface of the N-type silicon substrate 4. To each side of thebase layer 17 b, apolysilicon layer 16 doped with P-type impurities is provided on the surface of the N-type silicon substrate 4 to bring the base electrode of thebipolar transistor 28 into conduction. The regions other than thebase layer 17 b and thepolysilicon layer 16 are covered with anoxide insulator film 15. - On the
base layer 17 b, apolysilicon layer 19 doped with N-type impurities is laminated so as to form an emitter.Sidewall spacers 18 are respectively interposed between either end of thebase layer 17 b and thepolysilicon layer 19. Each side of thepolysilicon layer 19 is embedded in theoxide insulator layer 15. The surface of thepolysilicon layer 19 is also covered with theoxide insulator layer 15. - In the
oxide insulator film 15,metal wiring oxide insulator film 15 and contacting the N-type diffusion layer 6, thebase layer 17 b and thepolysilicon layer 16. - In order to simplify description, multilayer wiring, overcoat, etc., provided in the circuit-incorporating
photosensitive device 310 are omitted in FIG. 4. - The
photosensitive layer 17 a and thebase layer 17 b can be formed of a multilayer film or a superlattice layer of SiGe. - FIGS. 5A to5F are cross-sectional views illustrating a fabrication process of the circuit-incorporating
photosensitive device 310 shown in FIG. 4. The method for fabricating the circuit-incorporatingphotosensitive device 310 is described with reference to FIGS. 5A to 5F. - First, as shown in FIG. 5A, the N-
type silicon substrate 4 having the N-type diffusion layer 3 formed on a lower surface thereof is provided on thesilicon substrate 1, with theoxide film 2 interposed between the N-type diffusion layer 3 and thesilicon substrate 1, thus forming theSOI wafer 29. - In the case where the
bipolar transistor 28 formed in theSOI wafer 29 is a CMOS transistor, the N-type diffusion layer 3 is not required. Thesubstrate 4 is not necessarily N-type, but may be of P-type. Furthermore, theSOI wafer 29 may be formed by adhering thesilicon substrate 1 and thesilicon substrate 4 together, or by a method such as SIMOX. - Next, as shown in FIG. 5B, at the border of the regions of the
silicon substrate 4 where thephotodiode 27 andtransistor 28 are to be formed, the trench-type separation layers 5 are formed. Eachseparation layer 5 is formed along the direction of thickness of thesilicon substrate 4 so as to extend from the surface of thesilicon substrate 4, through the N-type diffusion layer 3, to theoxide film 2. After eachseparation layer 5 is formed, in the regions where thephotodiode 27 and thebipolar transistor 28 are respectively formed, the N-type diffusion layers 6 are formed along each trench-type separation layer 5. Then, theoxide film 15 is formed on the entire surface of the N-type silicon substrate 4. - After formation, the
oxide film 15 of a central portion of the regions where thephotodiode 27 and thebipolar transistor 28 are respectively formed is removed by etching to expose the surface of the N-type silicon substrate 4. On the exposed surface of the N-type silicon substrate 4 in the region defining thephotodiode 27, thepolysilicon layer 16 doped with N-type impurities (see FIG. 5C) is formed to bring the anode of thephotodiode 27 into conduction. On the exposed surface of the N-type silicon substrate 4 in the region defining thebipolar transistor 28, thepolysilicon layer 16 doped with P-type impurities (see FIG. 5C) is formed to bring the base electrode of thebipolar transistor 28 into conduction. - Next, as shown in FIG. 5C, portions of the
oxide film 15 and the polysilicon layers 16 are removed by etching to expose the surface of the N-type silicon substrate 4 except at the farther end (from the N-type diffusion layer 6) of thepolysilicon layer 16 in the region defining thephotodiode 27. Also, theoxide film 15 and the polysilicon layers 16 are removed by etching to expose the surface of the N-type silicon substrate 4 except at both ends of thepolysilicon layer 16 in the region defining thebipolar transistor 28. - Next, as shown in FIG. 5D, SiGe layers are simultaneously formed on the exposed surface of the N-
type silicon substrate 4 in the regions defining thephotodiode 27 and thebipolar transistor 28, through selective growth by a method such as MBE. Thus, thephotosensitive layer 17 a as a photosensitive region of thephotodiode 27 and thebase layer 17 b of thebipolar transistor 28 are formed at the same time. By simultaneously forming thephotosensitive layer 17 a andbase layer 17 b with SiGe, the number of fabrication steps can be decreased. Alternatively, thephotosensitive layer 17 a may be formed by a selective epitaxial method. In this case, as shown in FIG. 7, thephotosensitive layer 17 a can be formed into separate plural photosensitive regions. - Next,
sidewall spacers 18 are provided on the respective edge portions of at both ends of thephotosensitive layer 17 a and thebase layer 17 b. Then, as shown in FIG. 5E, thepolysilicon layer 19 doped with N-type impurities is formed on thebase layer 17 b and on a portion of theoxide film 15 covering thepolysilicon layer 16 next to thebase layer 17 b. - Next, as shown in FIG. 5F, the
antireflection film 21 is formed on thephotosensitive layer 17 a in the region where thephotodiode 27 is located. Then, anoxide film 20 is formed on portions other than theantireflection film 21 by CVD, or the like. - By adjusting the Ge concentration of the surface side of the
photosensitive layer 17 a formed of SiGe so as to be smaller than that of the internal side, a potential barrier is formed. Thus, surface recombination is restrained to prevent the photosensitivity from being lowered. - Thus, by adjusting the Ge concentration of the SiGe layer forming the
photosensitive layer 17 a to be small, the surface recombination can be restrained. Thus, an SiN film can be integrally formed on the surface of thephotosensitive layer 17 a as theantireflection film 21. As the circuit-incorporatingphotosensitive device 310′ shown in FIG. 5G, athermal oxide film 21′, such as SiO2, may be formed on the surface of thephotosensitive layer 17 a first, and then an SiN film may be formed as theantireflection film 21. An amorphous carbon film which can be formed at a low temperature may be formed as theantireflection film 21. - Contact holes are provided in the
oxide film 15 in the region defining thephotodiode 27, such that the contact holes reach the surfaces of thepolysilicon layer 16 and the N-type diffusion layer 6, respectively. In each of the formed contact holes,metal wiring bipolar transistor 28, contact holes which reach one of thepolysilicon layer 16, thepolysilicon layer 19 on thebase layer 17 b and the N-type diffusion layer 6 are formed. In each of the formed contact holes,metal wiring photosensitive device 310 shown in FIG. 4 is completed. - The circuit-incorporating
photosensitive device 310 includes thephotosensitive layer 17 a, which is formed of an SiGe layer having a high light absorptance serving as the photosensitive region of thephotodiode 27. Thus, the photosensitivity of thephotodiode 27 is significantly improved. Also, since thebase layer 17 b of thebipolar transistor 28 is formed of SiGe, the injection efficiency of the carriers in thebipolar transistor 28 is increased. Therefore, the current amplification hfe can be higher and a faster operation is achieved. - Moreover, since the
antireflection layer 21 is provided on thephotosensitive layer 17 a of thephotodiode 27, light impinging upon thephotosensitive layer 17 a can be absorbed effectively, which also improves the photosensitivity of thephotodiode 27. - For the
antireflection film 21 provided on thephotosensitive layer 17 a, an amorphous carbon film which can be grown at a low temperature of 100° C. or less is particularly preferable. The composition and the properties of SiGe which forms thephotosensitive layer 17 a will be affected by a high-temperature heat treatment. Therefore, if the amorphous carbon film is grown at the temperature of 100° C. or less, the composition of SiGe which forms thephotosensitive layer 17 a will not change. - Furthermore, to reduce the reflection of the light at the surface of the
photosensitive layer 17 a, the thickness of thephotosensitive layer 17 a and thesilicon substrate 4 may be adjusted to be an integer multiple of λ/4n (λ: the wavelength of the light, n: the index of the refraction), so that the phase difference between the light impinging upon thephotosensitive layer 17 a formed of SiGe and the light through thephotosensitive layer 17 a reflecting from the bottom surface of thesilicon substrate 4 will be about λ/2. Thus, the photosensitivity of thephotodiode 27 can be further improved. - FIG. 6 is a cross-sectional view of a circuit-incorporating
photosensitive device 320 according to Example 3 of the present invention. In the circuit-incorporatingphotosensitive device 320, areflection film 23 which is formed of a high melting point metal film is provided on thesilicon substrate 1. The structure is similar to that of the circuit-incorporatingphotosensitive device 310 except for thereflection film 23. - The light transmitted through the
photosensitive layer 17 a is reflected from thereflection film 23 so as to return to thephotosensitive layer 17 a. Thus, thephotosensitive layer 17 a can obtain a level of photosensitivity which is equal to that of a twice-as-thick photosensitive layer. Furthermore, a high melting point metal film which forms thereflection film 23 can be sputtered to the surface of either one of thesilicon substrate 1 or the N-type silicon substrate 4 which are adhered together when forming theSOI wafer 29. - When the proportion of Ge is increased so as to increase the light absorption coefficient of the
photosensitive layer 17 a formed of SiGe, the distortion of the Si layer will be greater and the crystallinity will be lowered. Therefore, thephotosensitive layer 17 a may not be thick enough to sufficiently absorb light. However, with the circuit-incorporatingphotosensitive device 320, the light can be absorbed sufficiently with a thinphotosensitive layer 17 a by providing thereflection film 23. - In the above-described Examples 1-3, the description is made with respect to the
photodiode 27 having a singlephotosensitive layer 17 a which is not segmented. However, as in the circuit-incorporatingphotosensitive device 330 shown in FIG. 7, the N-type silicon substrate 4 and thephotosensitive layer 17 a may be separated into plural photosensitive regions by the trench-type separation layers 5. In this case, a segmented photodiode, preferably used as an optical pickup or a camera device, is provided. By separating the photosensitive regions of aphotodiode 27 a into a plurality of regions by the trench-type separation layers 5, thephotodiode 27 a becomes free from crosstalk and thus, high resolution can be achieved. Since thephotosensitive layer 17 a formed of SiGe may be formed by a selective epitaxial method, thephotosensitive layer 17 a may be separated into plural regions when thephotosensitive layer 17 a is formed thorough such selective epitaxial growth. - As described above, in the circuit-incorporating photosensitive device according to the present invention, a photodiode having a photosensitive layer formed of SiGe and a signal processing circuit are provided on an SOI wafer which has lower power consumption. Thus, the photodiode can achieve higher photosensitivity, and the signal processing circuit can have lower gain. Accordingly, the response speed in the signal processing circuit, the S/N ratio, etc., can be prevented from decreasing. Furthermore, by providing a high-speed transistor having a portion formed of SiGe on the same SOI wafer as a signal processing circuit, the speed of the signal processing is increased, and a photosensitive device with fast operation, high sensitivity and low power consumption can be provided.
- Various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention.
- Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be broadly construed.
Claims (15)
1. A circuit-incorporating photosensitive device comprising:
an SOI wafer comprising a first silicon substrate,
a second silicon substrate, and an oxide film;
a photodiode formed in a first region of the SOI wafer; and
a signal processing circuit formed in a second region of the SOI wafer,
wherein the photodiode comprises a photosensitive layer comprising an SiGe layer.
2. A circuit-incorporating photosensitive device according to claim 1 , wherein the photosensitive layer is formed after the signal processing circuit is formed.
3. A circuit-incorporating photosensitive device according to claim 1 , wherein the photosensitive layer is provided in a recess formed in the SOI wafer.
4. A circuit-incorporating photosensitive device according to claim 1 , wherein the signal processing circuit comprises a high-speed transistor, and at least a portion of the high-speed transistor is formed of an SiGe layer.
5. A circuit-incorporating photosensitive device according to claim 4 , wherein the SiGe layer of the photosensitive layer and the SiGe layer of the high-speed transistor are simultaneously formed.
6. A circuit-incorporating photosensitive device according to claim 1 , wherein the photodiode has a reflection film provided on a bottom surface thereof.
7. A circuit-incorporating photosensitive device according to claim 6 , wherein the reflection film includes a high melting point metal film.
8. A circuit-incorporating photosensitive device according to claim 1 , wherein an antireflection film is provided on the photosensitive layer.
9. A circuit-incorporating photosensitive device according to claim 8 , wherein the antireflection film comprises an SiN film.
10. A circuit-incorporating photosensitive device according to claim 9 , wherein a thermal oxide film is formed between the photosensitive layer and the SiN film.
11. A circuit-incorporating photosensitive device according to claim 8 , wherein the antireflection film is integrally formed of the photosensitive layer.
12. A circuit-incorporating photosensitive device according to claim 8 , wherein the antireflection film includes an amorphous carbon film.
13. A circuit-incorporating photosensitive device according to claim 1 , wherein a phase difference between light impinging upon the photosensitive layer and light reflecting at the bottom surface of the second silicon substrate is ½ of the wavelength of the light impinging upon the photosensitive layer.
14. A circuit-incorporating photosensitive device according to claim 1 , wherein the photosensitive layer is separated into plural photosensitive regions by a trench-type separation layer.
15. A circuit-incorporating photosensitive device according to claim 1 , wherein the photosensitive layer is separated into plural photosensitive regions by forming the photosensitive layer with a selective epitaxial growth method.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-161260 | 2000-05-30 | ||
JP2000161260A JP3717104B2 (en) | 2000-05-30 | 2000-05-30 | Photo detector with built-in circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020014643A1 true US20020014643A1 (en) | 2002-02-07 |
US6448614B2 US6448614B2 (en) | 2002-09-10 |
Family
ID=18665311
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/864,861 Expired - Fee Related US6448614B2 (en) | 2000-05-30 | 2001-05-25 | Circuit-incorporating photosensitive device |
Country Status (3)
Country | Link |
---|---|
US (1) | US6448614B2 (en) |
JP (1) | JP3717104B2 (en) |
KR (1) | KR100460404B1 (en) |
Cited By (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060138580A1 (en) * | 2004-12-20 | 2006-06-29 | Tae-Jin Kim | Photo-detecting device and related method of formation |
US20070037398A1 (en) * | 2005-08-11 | 2007-02-15 | Kim Chan B | Method of manufacturing semiconductor device for improving contact hole filling characteristics while reducing parasitic capacitance of inter-metal dielectric Method of manufacturing semiconductor device for improving contact hole filling characteristics while reducing parasitic capacitance of inter-metal dielectric Method of manufacturing semiconductor device for improving contact hole filling characteristics while reducing parasitic capacitance of inter-metal dielectric Method of manufacturing semiconductor device for improving contact hole filling characteristics while reducing p |
WO2007032165A1 (en) | 2005-09-12 | 2007-03-22 | Sony Corporation | Semiconductor device and fabrication method thereof |
US7338848B1 (en) * | 2004-10-20 | 2008-03-04 | Newport Fab, Llc | Method for opto-electronic integration on a SOI substrate and related structure |
US20080207003A1 (en) * | 2007-02-26 | 2008-08-28 | Elpida Memory, Inc. | Production method of semiconductor apparatus |
US20090230489A1 (en) * | 2008-03-17 | 2009-09-17 | Sony Corporation | Low dark current image sensors by substrate engineering |
US20100061734A1 (en) * | 2008-09-05 | 2010-03-11 | Knapp David J | Optical communication device, method and system |
US20100327764A1 (en) * | 2008-09-05 | 2010-12-30 | Knapp David J | Intelligent illumination device |
US20110063268A1 (en) * | 2008-09-05 | 2011-03-17 | Knapp David J | Display calibration systems and related methods |
US20110062874A1 (en) * | 2008-09-05 | 2011-03-17 | Knapp David J | LED calibration systems and related methods |
US20110063214A1 (en) * | 2008-09-05 | 2011-03-17 | Knapp David J | Display and optical pointer systems and related methods |
US20110069960A1 (en) * | 2008-09-05 | 2011-03-24 | Knapp David J | Systems and methods for visible light communication |
US20110068699A1 (en) * | 2008-09-05 | 2011-03-24 | Knapp David J | Broad spectrum light source calibration systems and related methods |
US20110069094A1 (en) * | 2008-09-05 | 2011-03-24 | Knapp David J | Illumination devices and related systems and methods |
US8354693B2 (en) | 2007-06-07 | 2013-01-15 | Panasonic Corporation | Solid state imaging device and method for fabricating the same |
US8674913B2 (en) | 2008-09-05 | 2014-03-18 | Ketra, Inc. | LED transceiver front end circuitry and related methods |
US8749172B2 (en) | 2011-07-08 | 2014-06-10 | Ketra, Inc. | Luminance control for illumination devices |
CN104078472A (en) * | 2013-03-27 | 2014-10-01 | 中芯国际集成电路制造(上海)有限公司 | CMOS (Complementary Metal Oxide Semiconductor) image sensor and manufacturing method thereof |
US9146028B2 (en) | 2013-12-05 | 2015-09-29 | Ketra, Inc. | Linear LED illumination device with improved rotational hinge |
US9155155B1 (en) | 2013-08-20 | 2015-10-06 | Ketra, Inc. | Overlapping measurement sequences for interference-resistant compensation in light emitting diode devices |
US9237612B1 (en) | 2015-01-26 | 2016-01-12 | Ketra, Inc. | Illumination device and method for determining a target lumens that can be safely produced by an illumination device at a present temperature |
US9237623B1 (en) | 2015-01-26 | 2016-01-12 | Ketra, Inc. | Illumination device and method for determining a maximum lumens that can be safely produced by the illumination device to achieve a target chromaticity |
US9237620B1 (en) | 2013-08-20 | 2016-01-12 | Ketra, Inc. | Illumination device and temperature compensation method |
US9247605B1 (en) | 2013-08-20 | 2016-01-26 | Ketra, Inc. | Interference-resistant compensation for illumination devices |
US9332598B1 (en) | 2013-08-20 | 2016-05-03 | Ketra, Inc. | Interference-resistant compensation for illumination devices having multiple emitter modules |
US9345097B1 (en) | 2013-08-20 | 2016-05-17 | Ketra, Inc. | Interference-resistant compensation for illumination devices using multiple series of measurement intervals |
US9360174B2 (en) | 2013-12-05 | 2016-06-07 | Ketra, Inc. | Linear LED illumination device with improved color mixing |
US9386668B2 (en) | 2010-09-30 | 2016-07-05 | Ketra, Inc. | Lighting control system |
US9392660B2 (en) | 2014-08-28 | 2016-07-12 | Ketra, Inc. | LED illumination device and calibration method for accurately characterizing the emission LEDs and photodetector(s) included within the LED illumination device |
US9392663B2 (en) | 2014-06-25 | 2016-07-12 | Ketra, Inc. | Illumination device and method for controlling an illumination device over changes in drive current and temperature |
US9485813B1 (en) | 2015-01-26 | 2016-11-01 | Ketra, Inc. | Illumination device and method for avoiding an over-power or over-current condition in a power converter |
US9510416B2 (en) | 2014-08-28 | 2016-11-29 | Ketra, Inc. | LED illumination device and method for accurately controlling the intensity and color point of the illumination device over time |
US9557214B2 (en) | 2014-06-25 | 2017-01-31 | Ketra, Inc. | Illumination device and method for calibrating an illumination device over changes in temperature, drive current, and time |
JP2017034022A (en) * | 2015-07-30 | 2017-02-09 | 技術研究組合光電子融合基盤技術研究所 | Plane optical detector |
US9578724B1 (en) | 2013-08-20 | 2017-02-21 | Ketra, Inc. | Illumination device and method for avoiding flicker |
US9651632B1 (en) | 2013-08-20 | 2017-05-16 | Ketra, Inc. | Illumination device and temperature calibration method |
US9736895B1 (en) | 2013-10-03 | 2017-08-15 | Ketra, Inc. | Color mixing optics for LED illumination device |
US9736903B2 (en) | 2014-06-25 | 2017-08-15 | Ketra, Inc. | Illumination device and method for calibrating and controlling an illumination device comprising a phosphor converted LED |
US9769899B2 (en) | 2014-06-25 | 2017-09-19 | Ketra, Inc. | Illumination device and age compensation method |
US10161786B2 (en) | 2014-06-25 | 2018-12-25 | Lutron Ketra, Llc | Emitter module for an LED illumination device |
US10210750B2 (en) | 2011-09-13 | 2019-02-19 | Lutron Electronics Co., Inc. | System and method of extending the communication range in a visible light communication system |
US20190174033A1 (en) * | 2013-07-03 | 2019-06-06 | Sony Corporation | Solid-state imaging device and method for manufacturing the same, and electronic apparatus |
US10857216B2 (en) | 2016-03-09 | 2020-12-08 | Novadigm Therapeutics, Inc. | Methods and kits for use in preventing and treating vulvovaginal candidiasis |
CN114026702A (en) * | 2019-06-18 | 2022-02-08 | ams有限公司 | Semiconductor device for infrared detection, method of manufacturing semiconductor device for infrared detection, and infrared detector |
USRE48956E1 (en) | 2013-08-20 | 2022-03-01 | Lutron Technology Company Llc | Interference-resistant compensation for illumination devices using multiple series of measurement intervals |
USRE48955E1 (en) | 2013-08-20 | 2022-03-01 | Lutron Technology Company Llc | Interference-resistant compensation for illumination devices having multiple emitter modules |
US11272599B1 (en) | 2018-06-22 | 2022-03-08 | Lutron Technology Company Llc | Calibration procedure for a light-emitting diode light source |
USRE49454E1 (en) | 2010-09-30 | 2023-03-07 | Lutron Technology Company Llc | Lighting control system |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1684358A3 (en) * | 1999-08-31 | 2008-04-23 | Matsushita Electric Industrial Co., Ltd. | High voltage SOI semiconductor device |
JP2002359310A (en) * | 2001-05-30 | 2002-12-13 | Matsushita Electric Ind Co Ltd | Semiconductor device and its fabricating method |
JP2003249675A (en) * | 2002-02-26 | 2003-09-05 | Sumitomo Electric Ind Ltd | Light receiving element array |
US7453129B2 (en) | 2002-12-18 | 2008-11-18 | Noble Peak Vision Corp. | Image sensor comprising isolated germanium photodetectors integrated with a silicon substrate and silicon circuitry |
JP2008511968A (en) | 2003-10-13 | 2008-04-17 | ノーブル ピーク ヴィジョン コーポレーション | Image sensor with isolated germanium photodetector integrated with silicon substrate and silicon circuit |
KR100561004B1 (en) * | 2003-12-30 | 2006-03-16 | 동부아남반도체 주식회사 | CMOS Image Sensor And Method For Manufacturing The Same |
US7138697B2 (en) * | 2004-02-24 | 2006-11-21 | International Business Machines Corporation | Structure for and method of fabricating a high-speed CMOS-compatible Ge-on-insulator photodetector |
KR100670538B1 (en) | 2004-12-30 | 2007-01-16 | 매그나칩 반도체 유한회사 | Image sensor capable of increasing optical sensitivity and method for fabrication thereof |
KR100736525B1 (en) * | 2005-04-26 | 2007-07-06 | 매그나칩 반도체 유한회사 | Method for fabricating cmos image sensor |
KR100706743B1 (en) * | 2005-05-20 | 2007-04-11 | (주)실리콘화일 | Si-Ge photodiode used image sensor |
KR100699847B1 (en) * | 2005-06-20 | 2007-03-27 | 삼성전자주식회사 | Pixel circuit having narrow band-gap photodiode in image sensor |
KR100724264B1 (en) * | 2005-09-28 | 2007-05-31 | 매그나칩 반도체 유한회사 | Cmos image sensor and method for fabricating the saem |
KR100749268B1 (en) * | 2005-11-30 | 2007-08-13 | 매그나칩 반도체 유한회사 | Image sensor and method for manufacturing the same |
KR100718773B1 (en) * | 2005-12-29 | 2007-05-16 | 매그나칩 반도체 유한회사 | Image sensor and method for manufacturing the same |
KR100782312B1 (en) | 2006-10-25 | 2007-12-06 | 한국전자통신연구원 | High quality cmos image sensor and photo diode |
WO2011065057A1 (en) * | 2009-11-27 | 2011-06-03 | シャープ株式会社 | Photodiode and manufacturing method for same, substrate for display panel, and display device |
US8513587B2 (en) | 2011-01-24 | 2013-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Image sensor with anti-reflection layer and method of manufacturing the same |
JP2012231026A (en) * | 2011-04-26 | 2012-11-22 | Toshiba Corp | Solid state image pickup device |
JP2014041867A (en) | 2012-08-21 | 2014-03-06 | Toshiba Corp | Solid-state image pickup device, and manufacturing method thereof |
KR101352437B1 (en) * | 2012-11-05 | 2014-01-20 | 주식회사 동부하이텍 | Photo sensor and a method of fabricating the same |
US9368543B2 (en) * | 2014-01-15 | 2016-06-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Image sensor device |
FR3061803B1 (en) * | 2017-01-11 | 2019-08-16 | Soitec | FRONT-SIDE TYPE IMAGE SENSOR SUBSTRATE AND METHOD OF MANUFACTURING SUCH A SUBSTRATE |
JP7314772B2 (en) * | 2019-11-12 | 2023-07-26 | 株式会社豊田中央研究所 | Light receiving element and its manufacturing method |
KR20210060734A (en) | 2019-11-18 | 2021-05-27 | 삼성디스플레이 주식회사 | Electronic apparatus including the optical sensor and method of the manufacturing the same |
KR102588651B1 (en) * | 2020-11-12 | 2023-10-12 | 한국표준과학연구원 | Light detection device and method for manufacturing the same |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60121453A (en) * | 1983-12-06 | 1985-06-28 | Canon Inc | Photoconductive member |
JPS63122285A (en) | 1986-11-12 | 1988-05-26 | Tokuzo Sukegawa | Material for semiconductor photodetector |
JPH0661434A (en) | 1992-08-11 | 1994-03-04 | Hitachi Ltd | Semiconductor integrated circuit device |
US5656128A (en) * | 1993-03-26 | 1997-08-12 | Fujitsu Limited | Reduction of reflection by amorphous carbon |
US5747860A (en) * | 1995-03-13 | 1998-05-05 | Nec Corporation | Method and apparatus for fabricating semiconductor device with photodiode |
JP3349332B2 (en) * | 1995-04-28 | 2002-11-25 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Reflective spatial light modulator array and method of forming the same |
JP2817703B2 (en) | 1996-04-25 | 1998-10-30 | 日本電気株式会社 | Optical semiconductor device |
-
2000
- 2000-05-30 JP JP2000161260A patent/JP3717104B2/en not_active Expired - Fee Related
-
2001
- 2001-05-25 US US09/864,861 patent/US6448614B2/en not_active Expired - Fee Related
- 2001-05-29 KR KR10-2001-0029678A patent/KR100460404B1/en not_active IP Right Cessation
Cited By (82)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7338848B1 (en) * | 2004-10-20 | 2008-03-04 | Newport Fab, Llc | Method for opto-electronic integration on a SOI substrate and related structure |
US7354840B1 (en) * | 2004-10-20 | 2008-04-08 | Newport Fab, Llc | Method for opto-electronic integration on a SOI substrate |
US20060138580A1 (en) * | 2004-12-20 | 2006-06-29 | Tae-Jin Kim | Photo-detecting device and related method of formation |
US7420207B2 (en) * | 2004-12-20 | 2008-09-02 | Samsung Electronics Co., Ltd. | Photo-detecting device and related method of formation |
US20070037398A1 (en) * | 2005-08-11 | 2007-02-15 | Kim Chan B | Method of manufacturing semiconductor device for improving contact hole filling characteristics while reducing parasitic capacitance of inter-metal dielectric Method of manufacturing semiconductor device for improving contact hole filling characteristics while reducing parasitic capacitance of inter-metal dielectric Method of manufacturing semiconductor device for improving contact hole filling characteristics while reducing parasitic capacitance of inter-metal dielectric Method of manufacturing semiconductor device for improving contact hole filling characteristics while reducing p |
WO2007032165A1 (en) | 2005-09-12 | 2007-03-22 | Sony Corporation | Semiconductor device and fabrication method thereof |
EP1933390A1 (en) * | 2005-09-12 | 2008-06-18 | Sony Corporation | Semiconductor device and fabrication method thereof |
EP1933390A4 (en) * | 2005-09-12 | 2012-05-23 | Sony Corp | Semiconductor device and fabrication method thereof |
US7439177B2 (en) * | 2005-11-08 | 2008-10-21 | Hynix Semiconductor Inc. | Method of manufacturing semiconductor device for improving contact hole filling characteristics while reducing parasitic capacitance of inter-metal dielectric |
US20080207003A1 (en) * | 2007-02-26 | 2008-08-28 | Elpida Memory, Inc. | Production method of semiconductor apparatus |
US8354693B2 (en) | 2007-06-07 | 2013-01-15 | Panasonic Corporation | Solid state imaging device and method for fabricating the same |
US20090230489A1 (en) * | 2008-03-17 | 2009-09-17 | Sony Corporation | Low dark current image sensors by substrate engineering |
US7834412B2 (en) * | 2008-03-17 | 2010-11-16 | Sony Corporation | Low dark current image sensors by substrate engineering |
US20110069094A1 (en) * | 2008-09-05 | 2011-03-24 | Knapp David J | Illumination devices and related systems and methods |
US8773336B2 (en) * | 2008-09-05 | 2014-07-08 | Ketra, Inc. | Illumination devices and related systems and methods |
US20110063214A1 (en) * | 2008-09-05 | 2011-03-17 | Knapp David J | Display and optical pointer systems and related methods |
US20110069960A1 (en) * | 2008-09-05 | 2011-03-24 | Knapp David J | Systems and methods for visible light communication |
US20110068699A1 (en) * | 2008-09-05 | 2011-03-24 | Knapp David J | Broad spectrum light source calibration systems and related methods |
US9509525B2 (en) | 2008-09-05 | 2016-11-29 | Ketra, Inc. | Intelligent illumination device |
US20110063268A1 (en) * | 2008-09-05 | 2011-03-17 | Knapp David J | Display calibration systems and related methods |
US20100327764A1 (en) * | 2008-09-05 | 2010-12-30 | Knapp David J | Intelligent illumination device |
US8456092B2 (en) | 2008-09-05 | 2013-06-04 | Ketra, Inc. | Broad spectrum light source calibration systems and related methods |
US8471496B2 (en) | 2008-09-05 | 2013-06-25 | Ketra, Inc. | LED calibration systems and related methods |
US8521035B2 (en) | 2008-09-05 | 2013-08-27 | Ketra, Inc. | Systems and methods for visible light communication |
US8674913B2 (en) | 2008-09-05 | 2014-03-18 | Ketra, Inc. | LED transceiver front end circuitry and related methods |
US9295112B2 (en) | 2008-09-05 | 2016-03-22 | Ketra, Inc. | Illumination devices and related systems and methods |
US20110062874A1 (en) * | 2008-09-05 | 2011-03-17 | Knapp David J | LED calibration systems and related methods |
US9276766B2 (en) | 2008-09-05 | 2016-03-01 | Ketra, Inc. | Display calibration systems and related methods |
US8886047B2 (en) | 2008-09-05 | 2014-11-11 | Ketra, Inc. | Optical communication device, method and system |
US20100061734A1 (en) * | 2008-09-05 | 2010-03-11 | Knapp David J | Optical communication device, method and system |
US10847026B2 (en) | 2008-09-05 | 2020-11-24 | Lutron Ketra, Llc | Visible light communication system and method |
USRE49454E1 (en) | 2010-09-30 | 2023-03-07 | Lutron Technology Company Llc | Lighting control system |
US9386668B2 (en) | 2010-09-30 | 2016-07-05 | Ketra, Inc. | Lighting control system |
US8749172B2 (en) | 2011-07-08 | 2014-06-10 | Ketra, Inc. | Luminance control for illumination devices |
US11210934B2 (en) | 2011-09-13 | 2021-12-28 | Lutron Technology Company Llc | Visible light communication system and method |
US11915581B2 (en) | 2011-09-13 | 2024-02-27 | Lutron Technology Company, LLC | Visible light communication system and method |
US10210750B2 (en) | 2011-09-13 | 2019-02-19 | Lutron Electronics Co., Inc. | System and method of extending the communication range in a visible light communication system |
CN104078472A (en) * | 2013-03-27 | 2014-10-01 | 中芯国际集成电路制造(上海)有限公司 | CMOS (Complementary Metal Oxide Semiconductor) image sensor and manufacturing method thereof |
US10771664B2 (en) * | 2013-07-03 | 2020-09-08 | Sony Corporation | Solid-state imaging device with uneven structures and the method for manufacturing the same, and electronic apparatus |
US20190174033A1 (en) * | 2013-07-03 | 2019-06-06 | Sony Corporation | Solid-state imaging device and method for manufacturing the same, and electronic apparatus |
US11570387B2 (en) | 2013-07-03 | 2023-01-31 | Sony Group Corporation | Solid-state imaging device with uneven structures and method for manufacturing the same, and electronic apparatus |
US9237620B1 (en) | 2013-08-20 | 2016-01-12 | Ketra, Inc. | Illumination device and temperature compensation method |
US9345097B1 (en) | 2013-08-20 | 2016-05-17 | Ketra, Inc. | Interference-resistant compensation for illumination devices using multiple series of measurement intervals |
US9332598B1 (en) | 2013-08-20 | 2016-05-03 | Ketra, Inc. | Interference-resistant compensation for illumination devices having multiple emitter modules |
USRE49705E1 (en) | 2013-08-20 | 2023-10-17 | Lutron Technology Company Llc | Interference-resistant compensation for illumination devices using multiple series of measurement intervals |
US9247605B1 (en) | 2013-08-20 | 2016-01-26 | Ketra, Inc. | Interference-resistant compensation for illumination devices |
US9578724B1 (en) | 2013-08-20 | 2017-02-21 | Ketra, Inc. | Illumination device and method for avoiding flicker |
US9155155B1 (en) | 2013-08-20 | 2015-10-06 | Ketra, Inc. | Overlapping measurement sequences for interference-resistant compensation in light emitting diode devices |
USRE49421E1 (en) | 2013-08-20 | 2023-02-14 | Lutron Technology Company Llc | Illumination device and method for avoiding flicker |
US9651632B1 (en) | 2013-08-20 | 2017-05-16 | Ketra, Inc. | Illumination device and temperature calibration method |
USRE48956E1 (en) | 2013-08-20 | 2022-03-01 | Lutron Technology Company Llc | Interference-resistant compensation for illumination devices using multiple series of measurement intervals |
USRE48955E1 (en) | 2013-08-20 | 2022-03-01 | Lutron Technology Company Llc | Interference-resistant compensation for illumination devices having multiple emitter modules |
US11662077B2 (en) | 2013-10-03 | 2023-05-30 | Lutron Technology Company Llc | Color mixing optics for LED illumination device |
US11326761B2 (en) | 2013-10-03 | 2022-05-10 | Lutron Technology Company Llc | Color mixing optics for LED illumination device |
US9736895B1 (en) | 2013-10-03 | 2017-08-15 | Ketra, Inc. | Color mixing optics for LED illumination device |
USRE48922E1 (en) | 2013-12-05 | 2022-02-01 | Lutron Technology Company Llc | Linear LED illumination device with improved color mixing |
US9668314B2 (en) | 2013-12-05 | 2017-05-30 | Ketra, Inc. | Linear LED illumination device with improved color mixing |
US9360174B2 (en) | 2013-12-05 | 2016-06-07 | Ketra, Inc. | Linear LED illumination device with improved color mixing |
US9146028B2 (en) | 2013-12-05 | 2015-09-29 | Ketra, Inc. | Linear LED illumination device with improved rotational hinge |
US9736903B2 (en) | 2014-06-25 | 2017-08-15 | Ketra, Inc. | Illumination device and method for calibrating and controlling an illumination device comprising a phosphor converted LED |
US9769899B2 (en) | 2014-06-25 | 2017-09-19 | Ketra, Inc. | Illumination device and age compensation method |
US10605652B2 (en) | 2014-06-25 | 2020-03-31 | Lutron Ketra, Llc | Emitter module for an LED illumination device |
US10595372B2 (en) | 2014-06-25 | 2020-03-17 | Lutron Ketra, Llc | Illumination device and method for calibrating an illumination device over changes in temperature, drive current, and time |
US9557214B2 (en) | 2014-06-25 | 2017-01-31 | Ketra, Inc. | Illumination device and method for calibrating an illumination device over changes in temperature, drive current, and time |
US9392663B2 (en) | 2014-06-25 | 2016-07-12 | Ketra, Inc. | Illumination device and method for controlling an illumination device over changes in drive current and temperature |
US11243112B2 (en) | 2014-06-25 | 2022-02-08 | Lutron Technology Company Llc | Emitter module for an LED illumination device |
US11252805B2 (en) | 2014-06-25 | 2022-02-15 | Lutron Technology Company Llc | Illumination device and method for calibrating an illumination device over changes in temperature, drive current, and time |
US10161786B2 (en) | 2014-06-25 | 2018-12-25 | Lutron Ketra, Llc | Emitter module for an LED illumination device |
USRE49246E1 (en) | 2014-08-28 | 2022-10-11 | Lutron Technology Company Llc | LED illumination device and method for accurately controlling the intensity and color point of the illumination device over time |
US9510416B2 (en) | 2014-08-28 | 2016-11-29 | Ketra, Inc. | LED illumination device and method for accurately controlling the intensity and color point of the illumination device over time |
USRE49479E1 (en) | 2014-08-28 | 2023-03-28 | Lutron Technology Company Llc | LED illumination device and calibration method for accurately characterizing the emission LEDs and photodetector(s) included within the LED illumination device |
US9392660B2 (en) | 2014-08-28 | 2016-07-12 | Ketra, Inc. | LED illumination device and calibration method for accurately characterizing the emission LEDs and photodetector(s) included within the LED illumination device |
USRE49137E1 (en) | 2015-01-26 | 2022-07-12 | Lutron Technology Company Llc | Illumination device and method for avoiding an over-power or over-current condition in a power converter |
US9237612B1 (en) | 2015-01-26 | 2016-01-12 | Ketra, Inc. | Illumination device and method for determining a target lumens that can be safely produced by an illumination device at a present temperature |
US9237623B1 (en) | 2015-01-26 | 2016-01-12 | Ketra, Inc. | Illumination device and method for determining a maximum lumens that can be safely produced by the illumination device to achieve a target chromaticity |
US9485813B1 (en) | 2015-01-26 | 2016-11-01 | Ketra, Inc. | Illumination device and method for avoiding an over-power or over-current condition in a power converter |
JP2017034022A (en) * | 2015-07-30 | 2017-02-09 | 技術研究組合光電子融合基盤技術研究所 | Plane optical detector |
US10857216B2 (en) | 2016-03-09 | 2020-12-08 | Novadigm Therapeutics, Inc. | Methods and kits for use in preventing and treating vulvovaginal candidiasis |
US11272599B1 (en) | 2018-06-22 | 2022-03-08 | Lutron Technology Company Llc | Calibration procedure for a light-emitting diode light source |
US20220310857A1 (en) * | 2019-06-18 | 2022-09-29 | Ams Ag | Semiconductor device for infrared detection, method of manufacturing semiconductor device for infrared detection and infrared detector |
CN114026702A (en) * | 2019-06-18 | 2022-02-08 | ams有限公司 | Semiconductor device for infrared detection, method of manufacturing semiconductor device for infrared detection, and infrared detector |
US11923467B2 (en) * | 2019-06-18 | 2024-03-05 | Ams Ag | Semiconductor device for infrared detection, method of manufacturing semiconductor device for infrared detection and infrared detector |
Also Published As
Publication number | Publication date |
---|---|
JP2001345436A (en) | 2001-12-14 |
KR100460404B1 (en) | 2004-12-08 |
KR20010109144A (en) | 2001-12-08 |
JP3717104B2 (en) | 2005-11-16 |
US6448614B2 (en) | 2002-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6448614B2 (en) | Circuit-incorporating photosensitive device | |
US8030728B2 (en) | Optical semiconductor device | |
JPH0287684A (en) | Integrated pin photo detector and method | |
US6593165B2 (en) | Circuit-incorporating light receiving device and method of fabricating the same | |
KR100428926B1 (en) | Circuit-incorporating light receiving device | |
JP3798951B2 (en) | Light receiving element with built-in circuit, manufacturing method thereof, and optical apparatus using the light receiving element | |
US20090115016A1 (en) | Optical semiconductor device and method for manufacturing the same | |
JP2001060713A (en) | Semiconductor having light receiving element, manufacture thereof optical pickup device | |
JP2003152217A (en) | Semiconductor device with built-in photodetecting element | |
US7135349B2 (en) | Photodiode and method of fabricating the same | |
EP1544966B1 (en) | Optical semiconductor device and method for fabricating the same | |
KR100470892B1 (en) | Photodetector with built-in circuit and method for producing the same | |
US20060151814A1 (en) | Optical semiconductor device | |
JP2957837B2 (en) | Photo detector and photo detector with built-in circuit | |
JP2001352093A (en) | Semiconductor light-receiving device | |
JP4100474B2 (en) | Optical semiconductor device and manufacturing method thereof | |
JP2657119B2 (en) | Optical semiconductor device | |
JP2898810B2 (en) | Photodetector with built-in circuit and method of manufacturing the same | |
JP2002118280A (en) | Semiconductor light receiving device | |
JPH04258179A (en) | Manufacture of photodetector with built-in circuit | |
JP2005251805A (en) | Semiconductor photodetector | |
JPH05275669A (en) | Manufacture of photodetecting element with built-in circuit | |
JPH0541535A (en) | Semiconductor device | |
JP2005183722A (en) | Semiconductor device having light receiving element | |
JPH088345B2 (en) | Light receiving element with built-in circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHARP KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KUBO, MASARU;FUKUSHIMA, TOSHIHIKO;TANI, ZENPEI;REEL/FRAME:012097/0267 Effective date: 20010809 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20100910 |