US20010053573A1 - Semiconductor device manufacturing method for preventing electrical shorts between lower and upper interconnection layers - Google Patents
Semiconductor device manufacturing method for preventing electrical shorts between lower and upper interconnection layers Download PDFInfo
- Publication number
- US20010053573A1 US20010053573A1 US09/750,229 US75022900A US2001053573A1 US 20010053573 A1 US20010053573 A1 US 20010053573A1 US 75022900 A US75022900 A US 75022900A US 2001053573 A1 US2001053573 A1 US 2001053573A1
- Authority
- US
- United States
- Prior art keywords
- layer
- interlevel dielectric
- dielectric film
- bpsg
- bpsg layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/02129—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being boron or phosphorus doped silicon oxides, e.g. BPSG, BSG or PSG
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31625—Deposition of boron or phosphorus doped silicon oxide, e.g. BSG, PSG, BPSG
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76819—Smoothing of the dielectric
Definitions
- the present invention relates to a method for manufacturing a semiconductor device and, more particularly, to a method for manufacturing a semiconductor device in which electrical shorts between lower and upper interconnection layers, caused by the flow of an intermediate borophosphosilicate glass (BPSG) layer, can be reduced or prevented.
- BPSG borophosphosilicate glass
- ILDs interlevel dielectric films
- a typical ILD planarization technique is to use a high-fluidity or reflowable layer such as a borophosphosilicate glass (BPSG) layer.
- BPSG borophosphosilicate glass
- deposition of the BPSG layer is followed by a thermal process for reflowing the BPSG layer.
- FIG. 1 is a sectional view of a conventional semiconductor device with a BPSG layer as a planarization layer.
- isolation layers 2 are appropriately located in a semiconductor substrate 1 to define an active area.
- a gate electrode 4 on a gate oxide layer 3 is formed in the active area of the semiconductor substrate 1 by conventional processes using a hard mask oxide layer 5 as an etching mask.
- a pair of spacers 7 is then formed on the sidewalls of the hard mask oxide layer 5 and the gate electrode 4 .
- Source and drain regions 6 a and 6 b are formed at both sides of the gate electrode 4 in the active area, to produce the basic transistor structure.
- a first insulating layer 8 is then deposited on the semiconductor substrate 1 such that the transistor is fully covered.
- a BPSG layer 9 provided as a planarization layer is deposited on the first insulating layer 8 and then flowed at a temperature of 820° C. or more, so that the surface of the BPSG layer 9 is planarized.
- a second insulating layer 10 is deposited on the planarized BPSG layer 9 . This second insulating layer 10 serves to prevent out diffusion of boron or phosphorous from the BPSG layer 9 .
- An interconnection layer is formed on a portion of the second insulating layer 10 .
- the interconnection layer is then patterned and etched to form an interconnector structure 11 that is aligned above the gate electrode 4 .
- the interconnection layer is formed of polysilicon.
- the interconnection layer can also comprise other conductors such as tungsten silicide (WSi x ), cobalt silicide (CoSi x ), or titanium silicide (TiSi x ).
- a third insulating layer 12 is deposited on the second insulating layer 10 such that the interconnection layer 11 is fully covered.
- the third and second insulating layers 12 and 10 , the BPSG layer 9 , and the first insulating layer 8 are then etched to form contact holes 13 through which the source and drain regions 6 a and 6 b are exposed.
- a metal layer is then deposited on the third insulating layer 12 , filling the contact holes 13 , and patterned and etched to form metal electrodes 14 , which contact the source and drain regions 6 a and 6 b.
- an electrical short between the interconnection layer 11 and the metal electrodes 14 may form as the result of undesirable flowing of the BPSG layer during subsequent thermal processes.
- a secondary flowing of the BPSG layer 9 can occur during thermal processes subsequent to the formation of the interconnection structure 11 .
- the interconnection structure 11 formed on the BPSG layer 9 can migrate or shift closer to one of the metal interconnection layers 14 , thereby causing an electrical short.
- the initial reflow of the BPSG layer 9 occurs at a high temperature of 820° C. or more to ensure that the flowing of the BPSG layer 9 is substantially complete and not likely to subject to secondary flowing during subsequent processes.
- temperatures of 820° C. or more are utilized to reflow the BPSG layer 9 .
- the high levels of impurities contained in the BPSG layer 9 can diffuse into the gate electrode 4 .
- the presence of these dopants in the gate electrode will degrade the electrical characteristics of the resulting semiconductor device, for example, by rendering the transistor threshold voltage unstable or variable.
- the BPSG layer 9 is typically reflowed at a temperature of 820° C. or less even though at this temperature the BPSG layer 9 will not fully flow. Accordingly, the incompletely reflowed BPSG layer 9 will tend to undergo additional flow during subsequent thermal processes, particularly after the formation of the interconnection structure 11 . As a result of this additional flow in the BPSG layer 9 , the interconnector 11 on the BPSG layer 9 will tend to migrate in a direction (alternative directions of movement indicated by arrows) towards a metal electrode 14 , thereby causing an electrical short between the interconnector 11 and the metal electrodes 14 . This migration of the interconnector 11 is more prevalent in peripheral areas that have a low pattern density than in cell areas that have a high pattern density.
- the objective of the present invention is achieved by a semiconductor device manufacturing method including: forming a transistor in a semiconductor substrate; depositing a first interlevel dielectric film to cover the transistor on the semiconductor substrate; depositing a BPSG layer as a planarization layer on the first interlevel dielectric film; reflowing the BPSG layer; etching the BPSG layer by using Ar ion sputtering until a portion of the first interlevel dielectric film is exposed, wherein the surfaces of the first interlevel dielectric film including the BPSG layer are planarized; forming an interconnector on the exposed portion of the first interlevel dielectric film; depositing a second interlevel dielectric film to cover the interconnection layer on the first interlevel dielectric film and the BPSG layer; and forming metal electrodes on the second interlevel dielectric film, the metal electrodes extending through the dielectric layers to contact predetermined regions of the transistor.
- FIG. 1 is a sectional view of a semiconductor device manufactured by a conventional method
- FIGS. 2A to 2 D are sectional views illustrating successive stages of a semiconductor device manufacturing method according to a preferred embodiment of the present invention.
- FIG. 3 is a sectional view of a semiconductor device manufactured by another preferred embodiment of the semiconductor device manufacturing method according to the present invention.
- isolation layers 22 are formed at a predetermined region of a semiconductor substrate 21 to define an active area.
- a gate oxide layer, a gate conductive layer, a hard mask oxide layer are deposited on the semiconductor substrate 21 in succession, and then patterned and etched by a known photolithography and etch processes, such that a gate electrode 24 with a gate oxide layer 23 are formed in the active area of the semiconductor substrate 21 .
- Spacers 27 are formed on the sidewalls of a hard mask layer 25 and the gate electrode 24 .
- Source and drain regions 26 a and 26 b are formed at both sides of the gate electrode 24 in the active area, thereby forming a transistor.
- the source and drain regions 26 a and 26 b are formed to have a lightly doped drain (LDD) structure by low concentration implanting impurities such as boron or phosphorous into the active area of the semiconductor substrate 21 .
- LDD lightly doped drain
- a first interlevel dielectric (ILD) film 28 is deposited on the semiconductor substrate 21 such that the transistor is fully covered.
- the first ILD film 28 is preferably a tetraethylorthosilicate (TEOS) film and is deposited to have a thickness of at least 1,200 ⁇ , preferably, 1,200-2,000 ⁇ .
- TEOS tetraethylorthosilicate
- BPSG borophosphosilicate glass
- a borosilicate glass (BSG) layer, or a phosphosilicate glass (PSG) layer can be used as the planarization layer instead of the BPSG layer.
- the BPSG layer 29 is etched by sputtering using argon (Ar) ions 40 until a portion of the first ILD film 28 is exposed.
- Ar argon
- the sputtering with Ar ions 40 is carried out with application of a power of 400 Watts or less at a pressure of not more than 10 torr.
- the conditions for the Ar ion sputtering are adjusted to maintain a BPSG-to-TEOS selectivity of at least 2:1.
- the Ar ion sputtering is carried out such that the borders of the BPSG layer are rounded off by the isotropic etching of the BPSG layer 29 .
- the exposed portion of the first ILD film 28 above the gate electrode 24 is also partially etched by the Ar ion sputtering.
- the duration of the Ar ion sputtering is controlled to ensure that the first ILD film 28 remains at least 1,000 ⁇ thick in the exposed areas.
- an interconnection layer that will serve as a lower interconnection layer is formed on the exposed portion of the first ILD film 28 above the gate electrode 24 . It is preferable that this interconnection layer comprises a polysilicon layer.
- the interconnection layer may, however, be formed of a metal-silicide layer or a stacked layer of polysilicon and metal-silicide layers. This interconnection layer is then patterned and etched to form an interconnector 30 , positioned above gate 24 .
- a second ILD film 31 is deposited on the first ILD film 28 and the BPSG layer 29 such that the interconnector 30 is fully covered. It is preferable that the second ILD film 31 be a TEOS layer.
- the second ILD film 31 , the BPSG layer 29 and the first ILD film 28 are then etched to form contact holes 32 through which selected portions of the source and drain regions of the transistor are exposed.
- a metal layer (not shown) is deposited on the second ILD film 31 to fill the contact holes 32 , and then the metal is patterned and etched, thereby forming metal electrodes 33 in contact with the source and drain regions 26 a and 26 b, respectively. As a result, a semiconductor device is obtained.
- the interconnector 30 does not migrate closer to the metal electrodes 33 during subsequent thermal processes and thus does not tend to form electrical shorts between the interconnector 30 and the metal electrodes 33 .
- the TEOS film used as the first ILD film 28 is denser than the BPSG layer 29 , and thus undergoes almost no deformation, such as shrinkage or expansion, during subsequent thermal processes. Because the layer underlying the interconnector 30 is formed from such dense TEOS film, it does not migrate toward the metal electrodes 33 during subsequent thermal processing, thereby preventing the electrical shorts between the interconnector 30 and the metal electrodes 33 .
- FIG. 3 is a sectional view of a semiconductor device manufactured by another embodiment of the method according to the present invention. Unlike the previous embodiment, after the Ar ion sputtering step, a dummy insulating layer 50 is deposited on the exposed first ILD film 28 and BPSG layer 29 in the present embodiment. The dummy insulating layer 50 is formed of a material layer that is thermally stable, i.e., undergoes no substantial expansion or contraction during subsequent thermal processes.
- the dummy insulating layer 50 is preferably formed from a material selected from the group consisting of low pressure (LP)-TEOS, plasma enhanced (PE)-TEOS, high temperature oxide (HTO), middle temperature oxide (MTO), undoped silicate glass (USG) and silicon oxynitride SiON, and is deposited to a thickness of up to 3,000 ⁇ , preferably, 1,000-3,000 ⁇ .
- LP low pressure
- PE plasma enhanced
- HTO high temperature oxide
- MTO middle temperature oxide
- USG undoped silicate glass
- silicon oxynitride SiON silicon oxynitride SiON
- the BPSG layer can be planarized by the Ar ion sputtering.
- portions of the first ILD film, a thermally stable TEOS layer are exposed by the Ar ion sputtering.
- the lower interconnectors are then formed on the exposed portions of the first ILD film.
- the migration of the lower interconnector toward the upper interconnection layer during subsequent thermal processing can be suppressed.
- the BPSG layer is initially reflowed at a temperature of 820° C. or less, the subsequent migration of the lower interconnection layer due to the incomplete reflowing of the BPSG layer is suppressed so that no electrical shorts form between the lower interconnector and the metal electrodes, thereby improving the reliability and yield of the semiconductor device.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a method for manufacturing a semiconductor device and, more particularly, to a method for manufacturing a semiconductor device in which electrical shorts between lower and upper interconnection layers, caused by the flow of an intermediate borophosphosilicate glass (BPSG) layer, can be reduced or prevented.
- 2. Description of the Related Art
- In manufacturing a stacked semiconductor device, planarization of interlevel dielectric films (ILDs) must be performed to ensure a sufficient processing margin for subsequent photolithography and etch steps to provide increased reliability of the resulting semiconductor devices. As the integration density of semiconductor devices continues to increase, even greater interest has been focused on the planarization of ILDs.
- A typical ILD planarization technique is to use a high-fluidity or reflowable layer such as a borophosphosilicate glass (BPSG) layer. In planarizing ILDs with a BPSG layer, deposition of the BPSG layer is followed by a thermal process for reflowing the BPSG layer.
- FIG. 1 is a sectional view of a conventional semiconductor device with a BPSG layer as a planarization layer.
- As shown in FIG. 1, isolation layers2 are appropriately located in a
semiconductor substrate 1 to define an active area. A gate electrode 4 on agate oxide layer 3 is formed in the active area of thesemiconductor substrate 1 by conventional processes using a hardmask oxide layer 5 as an etching mask. A pair ofspacers 7 is then formed on the sidewalls of the hardmask oxide layer 5 and the gate electrode 4. Source anddrain regions - A first
insulating layer 8 is then deposited on thesemiconductor substrate 1 such that the transistor is fully covered. ABPSG layer 9 provided as a planarization layer is deposited on the firstinsulating layer 8 and then flowed at a temperature of 820° C. or more, so that the surface of theBPSG layer 9 is planarized. A secondinsulating layer 10 is deposited on theplanarized BPSG layer 9. This secondinsulating layer 10 serves to prevent out diffusion of boron or phosphorous from theBPSG layer 9. - An interconnection layer is formed on a portion of the second
insulating layer 10. The interconnection layer is then patterned and etched to form aninterconnector structure 11 that is aligned above the gate electrode 4. It is preferable that the interconnection layer is formed of polysilicon. The interconnection layer can also comprise other conductors such as tungsten silicide (WSix), cobalt silicide (CoSix), or titanium silicide (TiSix). A thirdinsulating layer 12 is deposited on the secondinsulating layer 10 such that theinterconnection layer 11 is fully covered. The third and secondinsulating layers BPSG layer 9, and the first insulatinglayer 8 are then etched to formcontact holes 13 through which the source anddrain regions layer 12, filling thecontact holes 13, and patterned and etched to formmetal electrodes 14, which contact the source and drainregions - In the conventional semiconductor device described above, an electrical short between the
interconnection layer 11 and themetal electrodes 14 may form as the result of undesirable flowing of the BPSG layer during subsequent thermal processes. In other words, if the initial post-deposition reflow of theBPSG layer 9 is not sufficient, a secondary flowing of theBPSG layer 9 can occur during thermal processes subsequent to the formation of theinterconnection structure 11. As a result, theinterconnection structure 11 formed on theBPSG layer 9 can migrate or shift closer to one of themetal interconnection layers 14, thereby causing an electrical short. - It is therefore preferable that the initial reflow of the
BPSG layer 9 occurs at a high temperature of 820° C. or more to ensure that the flowing of theBPSG layer 9 is substantially complete and not likely to subject to secondary flowing during subsequent processes. Unfortunately, when temperatures of 820° C. or more are utilized to reflow theBPSG layer 9, the high levels of impurities contained in theBPSG layer 9, particularly boron and phosphorous, can diffuse into the gate electrode 4. The presence of these dopants in the gate electrode will degrade the electrical characteristics of the resulting semiconductor device, for example, by rendering the transistor threshold voltage unstable or variable. - To prevent this degradation in the electrical characteristics of the resulting semiconductor devices, the
BPSG layer 9 is typically reflowed at a temperature of 820° C. or less even though at this temperature theBPSG layer 9 will not fully flow. Accordingly, the incompletely reflowedBPSG layer 9 will tend to undergo additional flow during subsequent thermal processes, particularly after the formation of theinterconnection structure 11. As a result of this additional flow in theBPSG layer 9, theinterconnector 11 on theBPSG layer 9 will tend to migrate in a direction (alternative directions of movement indicated by arrows) towards ametal electrode 14, thereby causing an electrical short between theinterconnector 11 and themetal electrodes 14. This migration of theinterconnector 11 is more prevalent in peripheral areas that have a low pattern density than in cell areas that have a high pattern density. - The conventional semiconductor device having the configuration described above in which an electrical short occurs between the interconnector and the metal electrodes due to the incomplete reflow of the BPSG layer at the initial manufacturing stage, is undesirable in terms of the reliability and yield of the semiconductor device. In addition, it is known that electrical shorts between the interconnector and the metal electrodes caused by flowing of the BPSG layer, cannot be completely prevented even when the BPSG layer is reflowed at a temperature of 820° C. or more during the initial manufacturing stage.
- One solution to the creation of electrical short between the interconnector layer and the metal electrodes is the formation of insulating spacers on the sidewalls of contact holes. This method, however, is inefficient in terms of the manufacturing time and cost because it requires the performance of additional process steps to form the insulating spacers.
- It is an objective of the present invention to provide a method for forming semiconductor devices in which occurrence of an electrical short between interconnectors and metal electrodes, due to flowing of a BPSG layer, can be prevented or significantly suppressed.
- The objective of the present invention is achieved by a semiconductor device manufacturing method including: forming a transistor in a semiconductor substrate; depositing a first interlevel dielectric film to cover the transistor on the semiconductor substrate; depositing a BPSG layer as a planarization layer on the first interlevel dielectric film; reflowing the BPSG layer; etching the BPSG layer by using Ar ion sputtering until a portion of the first interlevel dielectric film is exposed, wherein the surfaces of the first interlevel dielectric film including the BPSG layer are planarized; forming an interconnector on the exposed portion of the first interlevel dielectric film; depositing a second interlevel dielectric film to cover the interconnection layer on the first interlevel dielectric film and the BPSG layer; and forming metal electrodes on the second interlevel dielectric film, the metal electrodes extending through the dielectric layers to contact predetermined regions of the transistor.
- The above objective and advantages of the present invention will become more apparent by describing in detail preferred embodiments thereof with reference to the attached figures.
- FIG. 1 is a sectional view of a semiconductor device manufactured by a conventional method;
- FIGS. 2A to2D are sectional views illustrating successive stages of a semiconductor device manufacturing method according to a preferred embodiment of the present invention; and
- FIG. 3 is a sectional view of a semiconductor device manufactured by another preferred embodiment of the semiconductor device manufacturing method according to the present invention.
- The present invention will now be described more fully with reference to the accompanying figures, in which preferred embodiments of a semiconductor device manufacturing method according to the present invention are shown.
- Referring to FIG. 2,
isolation layers 22 are formed at a predetermined region of asemiconductor substrate 21 to define an active area. A gate oxide layer, a gate conductive layer, a hard mask oxide layer are deposited on thesemiconductor substrate 21 in succession, and then patterned and etched by a known photolithography and etch processes, such that agate electrode 24 with agate oxide layer 23 are formed in the active area of thesemiconductor substrate 21.Spacers 27 are formed on the sidewalls of ahard mask layer 25 and thegate electrode 24. Source anddrain regions gate electrode 24 in the active area, thereby forming a transistor. The source anddrain regions semiconductor substrate 21. - Referring to FIG. 2B, a first interlevel dielectric (ILD)
film 28 is deposited on thesemiconductor substrate 21 such that the transistor is fully covered. The first ILDfilm 28 is preferably a tetraethylorthosilicate (TEOS) film and is deposited to have a thickness of at least 1,200 Å, preferably, 1,200-2,000 Å. If desired, borophosphosilicate glass (BPSG) layer that will act as a planarization layer is then deposited on thefirst ILD film 28, and then reflowed at a temperature of 700-820° C., such that the surface of theBPSG layer 29 is nearly planarized. A borosilicate glass (BSG) layer, or a phosphosilicate glass (PSG) layer, can be used as the planarization layer instead of the BPSG layer. - Referring to FIG. 2C, the
BPSG layer 29 is etched by sputtering using argon (Ar)ions 40 until a portion of thefirst ILD film 28 is exposed. As a result, the exposed surface of the first ILDfilm 28 and the BPSGlayer 29 become substantially planar. The sputtering withAr ions 40 is carried out with application of a power of 400 Watts or less at a pressure of not more than 10 torr. In addition, the conditions for the Ar ion sputtering are adjusted to maintain a BPSG-to-TEOS selectivity of at least 2:1. Furthermore, the Ar ion sputtering is carried out such that the borders of the BPSG layer are rounded off by the isotropic etching of theBPSG layer 29. The exposed portion of thefirst ILD film 28 above thegate electrode 24 is also partially etched by the Ar ion sputtering. Preferably, the duration of the Ar ion sputtering is controlled to ensure that thefirst ILD film 28 remains at least 1,000 Å thick in the exposed areas. - Referring to FIG. 2D, an interconnection layer that will serve as a lower interconnection layer is formed on the exposed portion of the
first ILD film 28 above thegate electrode 24. It is preferable that this interconnection layer comprises a polysilicon layer. The interconnection layer may, however, be formed of a metal-silicide layer or a stacked layer of polysilicon and metal-silicide layers. This interconnection layer is then patterned and etched to form aninterconnector 30, positioned abovegate 24. Asecond ILD film 31 is deposited on thefirst ILD film 28 and theBPSG layer 29 such that theinterconnector 30 is fully covered. It is preferable that thesecond ILD film 31 be a TEOS layer. Thesecond ILD film 31, theBPSG layer 29 and thefirst ILD film 28 are then etched to form contact holes 32 through which selected portions of the source and drain regions of the transistor are exposed. A metal layer (not shown) is deposited on thesecond ILD film 31 to fill the contact holes 32, and then the metal is patterned and etched, thereby formingmetal electrodes 33 in contact with the source and drainregions - In semiconductor devices manufactured according to the present method, the
interconnector 30 does not migrate closer to themetal electrodes 33 during subsequent thermal processes and thus does not tend to form electrical shorts between the interconnector 30 and themetal electrodes 33. In particular, the TEOS film used as thefirst ILD film 28 is denser than theBPSG layer 29, and thus undergoes almost no deformation, such as shrinkage or expansion, during subsequent thermal processes. Because the layer underlying theinterconnector 30 is formed from such dense TEOS film, it does not migrate toward themetal electrodes 33 during subsequent thermal processing, thereby preventing the electrical shorts between the interconnector 30 and themetal electrodes 33. - FIG. 3 is a sectional view of a semiconductor device manufactured by another embodiment of the method according to the present invention. Unlike the previous embodiment, after the Ar ion sputtering step, a
dummy insulating layer 50 is deposited on the exposedfirst ILD film 28 andBPSG layer 29 in the present embodiment. Thedummy insulating layer 50 is formed of a material layer that is thermally stable, i.e., undergoes no substantial expansion or contraction during subsequent thermal processes. For example, thedummy insulating layer 50 is preferably formed from a material selected from the group consisting of low pressure (LP)-TEOS, plasma enhanced (PE)-TEOS, high temperature oxide (HTO), middle temperature oxide (MTO), undoped silicate glass (USG) and silicon oxynitride SiON, and is deposited to a thickness of up to 3,000 Å, preferably, 1,000-3,000 Å. In the present embodiment, because theinterconnector 30 is formed on thedummy insulating layer 50, a layer which exhibits almost no thermal shrinkage or expansion, the migration of theinterconnector 30 toward themetal electrodes 33 can be effectively suppressed. - As previously described, in the semiconductor device manufacturing method according to the present invention, the BPSG layer can be planarized by the Ar ion sputtering. In addition, portions of the first ILD film, a thermally stable TEOS layer are exposed by the Ar ion sputtering. The lower interconnectors are then formed on the exposed portions of the first ILD film. As a result, the migration of the lower interconnector toward the upper interconnection layer during subsequent thermal processing can be suppressed. For this reason, although the BPSG layer is initially reflowed at a temperature of 820° C. or less, the subsequent migration of the lower interconnection layer due to the incomplete reflowing of the BPSG layer is suppressed so that no electrical shorts form between the lower interconnector and the metal electrodes, thereby improving the reliability and yield of the semiconductor device.
- While this invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made to the described embodiments without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (10)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1999-64326 | 1999-12-29 | ||
KR1019990064326A KR20010061785A (en) | 1999-12-29 | 1999-12-29 | Method of fabricating semiconductor device for preventing interconnection line from being shorted to metal contact |
KR99-64326 | 1999-12-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010053573A1 true US20010053573A1 (en) | 2001-12-20 |
US6436806B2 US6436806B2 (en) | 2002-08-20 |
Family
ID=19631625
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/750,229 Expired - Lifetime US6436806B2 (en) | 1999-12-29 | 2000-12-29 | Semiconductor device manufacturing method for preventing electrical shorts between lower and upper interconnection layers |
Country Status (3)
Country | Link |
---|---|
US (1) | US6436806B2 (en) |
JP (1) | JP4386320B2 (en) |
KR (1) | KR20010061785A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8277418B2 (en) | 2009-12-23 | 2012-10-02 | Alcon Research, Ltd. | Ophthalmic valved trocar cannula |
US8343106B2 (en) | 2009-12-23 | 2013-01-01 | Alcon Research, Ltd. | Ophthalmic valved trocar vent |
CN113228270A (en) * | 2019-08-08 | 2021-08-06 | 深圳市汇顶科技股份有限公司 | Security chip, preparation method of security chip and electronic device |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103854967B (en) | 2012-11-30 | 2017-09-22 | 中国科学院微电子研究所 | Planarization process method |
CN103854965B (en) | 2012-11-30 | 2017-03-01 | 中国科学院微电子研究所 | Planarization process method |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5691246A (en) * | 1993-05-13 | 1997-11-25 | Micron Technology, Inc. | In situ etch process for insulating and conductive materials |
US5668036A (en) * | 1996-06-21 | 1997-09-16 | Vanguard International Semiconductor Corporation | Fabrication method of the post structure of the cell for high density DRAM |
JPH11345877A (en) * | 1998-06-03 | 1999-12-14 | Mitsubishi Electric Corp | Semiconductor device |
US6323125B1 (en) * | 1999-03-29 | 2001-11-27 | Chartered Semiconductor Manufacturing Ltd | Simplified dual damascene process utilizing PPMSO as an insulator layer |
-
1999
- 1999-12-29 KR KR1019990064326A patent/KR20010061785A/en not_active Application Discontinuation
-
2000
- 2000-12-22 JP JP2000391349A patent/JP4386320B2/en not_active Expired - Fee Related
- 2000-12-29 US US09/750,229 patent/US6436806B2/en not_active Expired - Lifetime
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8277418B2 (en) | 2009-12-23 | 2012-10-02 | Alcon Research, Ltd. | Ophthalmic valved trocar cannula |
US8343106B2 (en) | 2009-12-23 | 2013-01-01 | Alcon Research, Ltd. | Ophthalmic valved trocar vent |
US8679064B2 (en) | 2009-12-23 | 2014-03-25 | Alcon Research, Ltd. | Ophthalmic valved trocar cannula |
CN113228270A (en) * | 2019-08-08 | 2021-08-06 | 深圳市汇顶科技股份有限公司 | Security chip, preparation method of security chip and electronic device |
US11462490B2 (en) * | 2019-08-08 | 2022-10-04 | Shenzhen GOODIX Technology Co., Ltd. | Security chip, security chip production method and electronic device |
Also Published As
Publication number | Publication date |
---|---|
KR20010061785A (en) | 2001-07-07 |
JP2001230319A (en) | 2001-08-24 |
JP4386320B2 (en) | 2009-12-16 |
US6436806B2 (en) | 2002-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6759704B2 (en) | Method for fabricating semiconductor device, and semiconductor device, having storage node contact plugs | |
US5747379A (en) | Method of fabricating seamless tungsten plug employing tungsten redeposition and etch back | |
US5483104A (en) | Self-aligning contact and interconnect structure | |
US5780339A (en) | Method for fabricating a semiconductor memory cell in a DRAM | |
US20070037375A1 (en) | Semiconductor memory devices having contact pads with silicide caps thereon | |
KR100467021B1 (en) | Contact structure of semiconductro device and method for fabricating the same | |
KR20000028563A (en) | Semiconductor device and manufacturing method thereof | |
US7115491B2 (en) | Method for forming self-aligned contact in semiconductor device | |
US7382054B2 (en) | Method for forming self-aligned contacts and local interconnects simultaneously | |
US6037211A (en) | Method of fabricating contact holes in high density integrated circuits using polysilicon landing plug and self-aligned etching processes | |
US20020024093A1 (en) | Semiconductor device with self-aligned contact structure employing dual spacers and method of manufacturing the same | |
US6228761B1 (en) | Method of forming a local interconnect with improved etch selectivity of silicon dioxide/silicide | |
JP2002280452A (en) | Integrated circuit device preventing short circuit effectively and its fabricating method | |
US20060128157A1 (en) | Semiconductor structure with partially etched gate and method of fabricating the same | |
JPH1187529A (en) | Integrated circuit contact | |
US6436806B2 (en) | Semiconductor device manufacturing method for preventing electrical shorts between lower and upper interconnection layers | |
KR100464862B1 (en) | Method of Manufacturing of a Semiconductor Device | |
KR100281124B1 (en) | Semicon ductor and method for fabricating the same | |
US6404020B1 (en) | Method of forming contact pads in a semiconductor device and a semiconductor device formed using the method | |
US6524911B1 (en) | Combination of BPTEOS oxide film with CMP and RTA to achieve good data retention | |
US6225216B1 (en) | Method of forming a local interconnect with improved etch selectivity of silicon dioxide/silicide | |
US6900118B2 (en) | Method for preventing contact defects in interlayer dielectric layer | |
US7163881B1 (en) | Method for forming CMOS structure with void-free dielectric film | |
KR20010046863A (en) | Gate electrode of a semiconductor device | |
KR20110109725A (en) | Bit line in semiconductor device and method for fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, SUNG KWON;REEL/FRAME:012077/0483 Effective date: 20010724 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |