US20010050573A1 - Chip-on-chip testing using bist - Google Patents
Chip-on-chip testing using bist Download PDFInfo
- Publication number
- US20010050573A1 US20010050573A1 US09/287,862 US28786299A US2001050573A1 US 20010050573 A1 US20010050573 A1 US 20010050573A1 US 28786299 A US28786299 A US 28786299A US 2001050573 A1 US2001050573 A1 US 2001050573A1
- Authority
- US
- United States
- Prior art keywords
- chip
- primary
- bist
- testing
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3187—Built-in tests
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C2029/1206—Location of test circuitry on chip or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
Definitions
- the present invention relates to a novel and useful method for testing a chip-on-chip semiconductor device and a novel chip-on-chip device which implements this method.
- Testing of an entire IC chip prior to mounting is typically performed using an expensive VLSI test set (e.g., an Advantest Model T3341 VLSI tester) or other known dedicated testing device, using test vectors supplied by the system designer. This testing may be accomplished by applying the test vector to stimulate the inputs of the circuit and by monitoring the output response to detect the occurrence of faults.
- VLSI test set e.g., an Advantest Model T3341 VLSI tester
- IC chips are typically tested using well-known scan testing methods, although on-board testing using external test devices such as the VLSI test sets described above can also be performed.
- ASIC's Application specific integrated circuits
- ASIC's are IC chips that are designed and built for a specific application. Like most IC chips, ASIC's generally comprise a large number of individual circuit elements, for example, gates and flip-flops. It is common to include a built-in-self-test (BIST) circuit in ASIC's to enable testing of embedded portions of the ASIC (most often embedded memory) after the ASIC has been mounted into a device without requiring the use of external test equipment. Numerous examples of BIST circuits exist; see, for example, U.S. Pat. Nos. 5,872,793; 5,138,619; and 4,701,920; all of which are incorporated herein by reference.
- FIG. 1 illustrates an IC having a BIST circuit built into the IC chip.
- a printed circuit board 12 has a plurality of solder pads 14 formed thereon.
- An IC chip 16 (e.g., an ASIC) is mounted via wire bond leads 14 and 18 .
- the leads 14 and 18 are connected via wire to form electrical connections there between.
- a BIST circuit 17 formed as part of the IC chip 16 , provides for testing of portions of the IC chip 16 in a well known manner.
- chip-on-chip technology refers to the physical mounting of one chip atop another.
- the IC chip 16 (referred to herein as the “primary chip”) of FIG. 1 includes leads 20 formed thereon to provide points for connection to a second chip 22 (referred to herein as the “secondary chip”) having leads 24 formed on its underside.
- the BIST circuit must be able to perform the testing of the secondary IC chip 22 in addition to the testing of the portions of primary IC chip 16 that require BIST testing. These requirements are quite complicated and time-consuming to achieve, and require a great deal of effort on the part of the IC chip designer.
- the present invention provides an improved method and apparatus for testing chip-on-chip semi-conductor devices.
- the invention accomplishes this objective by the inclusion of an auxiliary BIST circuit in the primary chip to which the secondary chip is attached, thereby allowing testing of the secondary chip using the auxiliary BIST circuit.
- the present invention comprises an integrated circuit having a primary IC chip and a secondary IC chip electrically connected to each other, the primary IC including an auxiliary BIST circuit for testing the secondary IC.
- the primary IC chip may further include a primary BIST circuit for testing of portions of the primary IC chip.
- FIG. 1 is a side view of a prior art single-chip semiconductor device
- FIG. 2 is a side view of a prior art chip-on-chip semiconductor device
- FIG. 3 is a side view of an embodiment of a semiconductor device in accordance with the present invention.
- an auxiliary BIST circuit 28 is designed into the primary IC chip 16 as shown.
- the auxiliary BIST circuit 28 provides for direct testing of the secondary IC chip 22 without the problems inherent in trying to test the memory through the primary IC chip 16 using an external test device or with trying to utilize the existing BIST circuit 17 to test both IC chips.
- the auxiliary BIST circuit can be designed to function in accordance with the specific requirements of secondary IC chip 22 during the design of primary chip 16 . When the two IC chips are mated together, each has its own dedicated BIST circuit, avoiding the need to modify existing BIST circuit 17 to accommodate the test needs of secondary IC chip 22 .
- a testing algorithm is synthesized into logic on the integrated circuit.
- the heart of a BIST circuit is the state machine which is basically logic that “knows” where in the test sequence the test has progressed and controls other logic so that the BIST circuit is doing the proper test of the BISTed portion of the chip.
- a memory portion of a chip may be tested using an input clock (either supplied externally or from a phase-lock loop) and a binary counter that has more bits (output) than the input address field. The extra outputs are used to control other things such as data-in, read/write, etc.
- the auxiliary BIST circuit 17 is designed to function in accordance with the specific requirements of secondary IC chip 22 .
- a programmable BIST circuit could instead be used for BIST circuit 17 so that several different memory chips could be selected for use as the secondary IC chip 22 .
- Auxiliary BIST circuit 28 can comprise any known BIST circuit or an equivalent thereof; the exact structure of the BIST circuit utilized does not constitute part of the invention.
- design auxiliary BIST circuit 28 it is within the skill of a practitioner in the field of integrated circuit chip design to, instead of routing the test circuitry of auxiliary BIST circuit 28 to test the circuitry of the chip on which it resides (primary IC chip 16 in FIG. 3), design auxiliary BIST circuit 28 so that it can “communicate” with secondary IC chip 22 directly via leads 20 and 24 . This eliminates the need to multiplex the memory I/O to the package pins (or bond pads) and eliminates the need to use an expensive memory or VLSI tester.
- the secondary IC chip 22 can be a DRAM, SRAM, FLASH, or any other type of memory.
- the primary IC chip 16 can be a DSP or other standard chip. Further, if the secondary IC chip 22 is physically larger than the primary IC chip 16 , the primary chip 16 can be mounted on the secondary IC chip 22 instead of vice versa as shown.
- auxiliary BIST circuit is used to test a secondary IC chip which is in a chip-on-chip configuration with respect to a primary IC chip
- the present invention is considered to cover an arrangement wherein the primary and secondary IC chips are physically separate with respect to each other but are linked electrically to enable the testing of the secondary IC chip using the auxiliary BIST circuit.
Abstract
Description
- The present invention relates to a novel and useful method for testing a chip-on-chip semiconductor device and a novel chip-on-chip device which implements this method.
- In the semi-conductor industry, designers are constantly designing integrated-circuit chips (IC chips) with the goal of decreasing their size and/or “footprint” so that the resulting IC chips can be utilized in smaller devices. Such efforts have resulted in, for example, cellular telephones which can fit in a shirt-pocket and calculators the size of credit cards.
- It is customary to test IC chips before they are delivered to a purchaser to insure that the component is defect-free after being manufactured and/or that it remains in proper working condition during use. Such testing can be performed either before the IC chip is mounted into a device or after the chip has been mounted on a printed circuit board.
- Testing of an entire IC chip prior to mounting is typically performed using an expensive VLSI test set (e.g., an Advantest Model T3341 VLSI tester) or other known dedicated testing device, using test vectors supplied by the system designer. This testing may be accomplished by applying the test vector to stimulate the inputs of the circuit and by monitoring the output response to detect the occurrence of faults.
- Once a chip is mounted, IC chips are typically tested using well-known scan testing methods, although on-board testing using external test devices such as the VLSI test sets described above can also be performed.
- Application specific integrated circuits (ASIC's) are IC chips that are designed and built for a specific application. Like most IC chips, ASIC's generally comprise a large number of individual circuit elements, for example, gates and flip-flops. It is common to include a built-in-self-test (BIST) circuit in ASIC's to enable testing of embedded portions of the ASIC (most often embedded memory) after the ASIC has been mounted into a device without requiring the use of external test equipment. Numerous examples of BIST circuits exist; see, for example, U.S. Pat. Nos. 5,872,793; 5,138,619; and 4,701,920; all of which are incorporated herein by reference.
- FIG. 1 illustrates an IC having a BIST circuit built into the IC chip. As shown schematically in FIG. 1, a
printed circuit board 12 has a plurality ofsolder pads 14 formed thereon. An IC chip 16 (e.g., an ASIC) is mounted via wire bond leads 14 and 18. Typically, theleads BIST circuit 17, formed as part of theIC chip 16, provides for testing of portions of theIC chip 16 in a well known manner. - One development that has significantly reduced the size of devices containing IC chips is “chip-on-chip” technology (see, for example, U.S. Pat. No. 4,703,483, incorporated herein by reference). In the most general sense, chip-on-chip technology refers to the physical mounting of one chip atop another. Referring to FIG. 2, in a typical configuration, the IC chip16 (referred to herein as the “primary chip”) of FIG. 1 includes
leads 20 formed thereon to provide points for connection to a second chip 22 (referred to herein as the “secondary chip”) havingleads 24 formed on its underside. The configuration illustrated in FIG. 2 results in a reduction of the footprint of the combined chips (i.e.,secondary chip 22 does not take up any space on the printed circuit board 12). For the purpose of simplicity the physical connection of the chips to each other and to the printed circuit board are illustrated as solder pad/solder joint connections. In practice, these connections could be made using any known method for attaching chips to each other or to a printed circuit board. - Certain problems exist when it comes to testing a chip-on-chip device. When two chips are stacked as shown in FIG. 2, a standard testing device or testing system can only be used with great difficulty. For example, to test
secondary chip 22 using an external testing device, it must be accessed via the electrical connections ofprimary chip 16. The test equipment must “navigate” through the logic of theprimary chip 16 to get to thesecondary chip 22. Thus, test vectors need to be written which will function onsecondary chip 22 taking into account the circuitry ofprimary chip 16. Likewise, if theprimary IC chip 16 is equipped with BIST as shown in FIG. 2, the BIST circuit must be able to perform the testing of thesecondary IC chip 22 in addition to the testing of the portions ofprimary IC chip 16 that require BIST testing. These requirements are quite complicated and time-consuming to achieve, and require a great deal of effort on the part of the IC chip designer. - The present invention provides an improved method and apparatus for testing chip-on-chip semi-conductor devices. The invention accomplishes this objective by the inclusion of an auxiliary BIST circuit in the primary chip to which the secondary chip is attached, thereby allowing testing of the secondary chip using the auxiliary BIST circuit.
- In a preferred embodiment the present invention comprises an integrated circuit having a primary IC chip and a secondary IC chip electrically connected to each other, the primary IC including an auxiliary BIST circuit for testing the secondary IC. The primary IC chip may further include a primary BIST circuit for testing of portions of the primary IC chip.
- FIG. 1 is a side view of a prior art single-chip semiconductor device;
- FIG. 2 is a side view of a prior art chip-on-chip semiconductor device; and
- FIG. 3 is a side view of an embodiment of a semiconductor device in accordance with the present invention.
- Referring to FIG. 3, an
auxiliary BIST circuit 28 is designed into theprimary IC chip 16 as shown. Theauxiliary BIST circuit 28 provides for direct testing of thesecondary IC chip 22 without the problems inherent in trying to test the memory through theprimary IC chip 16 using an external test device or with trying to utilize the existingBIST circuit 17 to test both IC chips. Thus, the auxiliary BIST circuit can be designed to function in accordance with the specific requirements ofsecondary IC chip 22 during the design ofprimary chip 16. When the two IC chips are mated together, each has its own dedicated BIST circuit, avoiding the need to modify existingBIST circuit 17 to accommodate the test needs ofsecondary IC chip 22. - Many different tests can be performed using a typical BIST circuit. A testing algorithm is synthesized into logic on the integrated circuit. As is well known, the heart of a BIST circuit is the state machine which is basically logic that “knows” where in the test sequence the test has progressed and controls other logic so that the BIST circuit is doing the proper test of the BISTed portion of the chip. For example, a memory portion of a chip may be tested using an input clock (either supplied externally or from a phase-lock loop) and a binary counter that has more bits (output) than the input address field. The extra outputs are used to control other things such as data-in, read/write, etc.
- Next, a simple up-march pattern is implemented so that each address, starting from the lowest to the highest, is incrementally written and then the entire memory is read. By writing and then reading each address in the memory chip, it is possible to determine if the chip is functioning properly. Obviously, this is only one example of the type of tests that are performed using BIST; the present invention is not directed to any specific type of BIST, but is instead directed to the inclusion of an auxiliary BIST circuit on a primary chip to test a secondary chip attached thereto.
- In the preferred embodiment described above, the
auxiliary BIST circuit 17 is designed to function in accordance with the specific requirements ofsecondary IC chip 22. However, in accordance with known methods, a programmable BIST circuit could instead be used forBIST circuit 17 so that several different memory chips could be selected for use as thesecondary IC chip 22. -
Auxiliary BIST circuit 28 can comprise any known BIST circuit or an equivalent thereof; the exact structure of the BIST circuit utilized does not constitute part of the invention. In view of the disclosure herein of the inventive concept, it is within the skill of a practitioner in the field of integrated circuit chip design to, instead of routing the test circuitry ofauxiliary BIST circuit 28 to test the circuitry of the chip on which it resides (primary IC chip 16 in FIG. 3), designauxiliary BIST circuit 28 so that it can “communicate” withsecondary IC chip 22 directly vialeads - Numerous variations of the above-described IC chip are possible. For example, the
secondary IC chip 22 can be a DRAM, SRAM, FLASH, or any other type of memory. Further, in addition to ASIC's, theprimary IC chip 16 can be a DSP or other standard chip. Further, if thesecondary IC chip 22 is physically larger than theprimary IC chip 16, theprimary chip 16 can be mounted on thesecondary IC chip 22 instead of vice versa as shown. - In addition, while in the preferred embodiment the auxiliary BIST circuit is used to test a secondary IC chip which is in a chip-on-chip configuration with respect to a primary IC chip, the present invention is considered to cover an arrangement wherein the primary and secondary IC chips are physically separate with respect to each other but are linked electrically to enable the testing of the secondary IC chip using the auxiliary BIST circuit.
- While there has been described herein the principles of the invention, it is to be understood by those skilled in the art that this description is made only by way of example and not as a limitation to the scope of the invention. Accordingly, it is intended by the appended claims, to cover all modifications of the invention which fall within the true spirit and scope of the invention.
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/287,862 US6456101B2 (en) | 1999-04-07 | 1999-04-07 | Chip-on-chip testing using BIST |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/287,862 US6456101B2 (en) | 1999-04-07 | 1999-04-07 | Chip-on-chip testing using BIST |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010050573A1 true US20010050573A1 (en) | 2001-12-13 |
US6456101B2 US6456101B2 (en) | 2002-09-24 |
Family
ID=23104682
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/287,862 Expired - Lifetime US6456101B2 (en) | 1999-04-07 | 1999-04-07 | Chip-on-chip testing using BIST |
Country Status (1)
Country | Link |
---|---|
US (1) | US6456101B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030156442A1 (en) * | 2002-02-19 | 2003-08-21 | Matsushita Electric Industrial Co., Ltd. | Semiconductor memory device and multi-chip module comprising the semiconductor memory device |
JP2009543193A (en) * | 2006-07-06 | 2009-12-03 | マーベル ワールド トレード リミテッド | Configurable voltage regulator |
US20090322368A1 (en) * | 2008-06-27 | 2009-12-31 | Qualcomm Incorporated | Integrated Tester Chip Using Die Packaging Technologies |
US20100321037A1 (en) * | 2002-09-19 | 2010-12-23 | Sehat Sutardja | Configurable voltage regulator |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6931572B1 (en) | 1999-11-30 | 2005-08-16 | Synplicity, Inc. | Design instrumentation circuitry |
US7065481B2 (en) * | 1999-11-30 | 2006-06-20 | Synplicity, Inc. | Method and system for debugging an electronic system using instrumentation circuitry and a logic analyzer |
US7240303B1 (en) | 1999-11-30 | 2007-07-03 | Synplicity, Inc. | Hardware/software co-debugging in a hardware description language |
DE10037794A1 (en) * | 2000-08-03 | 2002-02-21 | Infineon Technologies Ag | Method and device for testing an integrated circuit, integrated circuit to be tested, and wafer with a plurality of integrated circuits to be tested |
US7827510B1 (en) | 2002-06-07 | 2010-11-02 | Synopsys, Inc. | Enhanced hardware debugging with embedded FPGAS in a hardware description language |
EP1491906B1 (en) * | 2003-06-24 | 2007-05-16 | STMicroelectronics S.r.l. | An integrated device with an improved BIST circuit for executing a structured test |
JP2005209239A (en) * | 2004-01-20 | 2005-08-04 | Nec Electronics Corp | Semiconductor integrated circuit apparatus |
JP4349232B2 (en) * | 2004-07-30 | 2009-10-21 | ソニー株式会社 | Semiconductor module and MOS solid-state imaging device |
US8205186B1 (en) | 2005-04-11 | 2012-06-19 | Synopsys, Inc. | Incremental modification of instrumentation logic |
US7526698B2 (en) * | 2006-03-23 | 2009-04-28 | International Business Machines Corporation | Error detection and correction in semiconductor structures |
US8146046B2 (en) * | 2006-03-23 | 2012-03-27 | International Business Machines Corporation | Structures for semiconductor structures with error detection and correction |
KR100915822B1 (en) * | 2007-12-11 | 2009-09-07 | 주식회사 하이닉스반도체 | Boundary Scan Test Circuit And Boundary Scan Test Method |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0174224B1 (en) | 1984-07-27 | 1990-06-13 | Fujitsu Limited | Chip on chip type integrated circuit device |
JPS6188538A (en) | 1984-10-05 | 1986-05-06 | Fujitsu Ltd | Semiconductor device |
US4701920A (en) | 1985-11-08 | 1987-10-20 | Eta Systems, Inc. | Built-in self-test system for VLSI circuit chips |
US5138619A (en) | 1990-02-15 | 1992-08-11 | National Semiconductor Corporation | Built-in self test for integrated circuit memory |
JPH09306198A (en) * | 1996-02-07 | 1997-11-28 | Lsi Logic Corp | Test method for erasion faulty cell of flash memory |
US5701308A (en) | 1996-10-29 | 1997-12-23 | Lockheed Martin Corporation | Fast bist architecture with flexible standard interface |
US5987632A (en) * | 1997-05-07 | 1999-11-16 | Lsi Logic Corporation | Method of testing memory operations employing self-repair circuitry and permanently disabling memory locations |
-
1999
- 1999-04-07 US US09/287,862 patent/US6456101B2/en not_active Expired - Lifetime
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030156442A1 (en) * | 2002-02-19 | 2003-08-21 | Matsushita Electric Industrial Co., Ltd. | Semiconductor memory device and multi-chip module comprising the semiconductor memory device |
US20050205983A1 (en) * | 2002-02-19 | 2005-09-22 | Matsushita Electric Industrial Co., Ltd. | Semiconductor memory device and multi-chip module comprising the semiconductor memory device |
US7072241B2 (en) | 2002-02-19 | 2006-07-04 | Matsushita Electric Industrial Co., Ltd. | Semiconductor memory device and multi-chip module comprising the semiconductor memory device |
US20100321037A1 (en) * | 2002-09-19 | 2010-12-23 | Sehat Sutardja | Configurable voltage regulator |
US7979224B2 (en) | 2002-09-19 | 2011-07-12 | Marvell International Ltd. | Configurable voltage regulator |
JP2009543193A (en) * | 2006-07-06 | 2009-12-03 | マーベル ワールド トレード リミテッド | Configurable voltage regulator |
US20090322368A1 (en) * | 2008-06-27 | 2009-12-31 | Qualcomm Incorporated | Integrated Tester Chip Using Die Packaging Technologies |
US8717057B2 (en) * | 2008-06-27 | 2014-05-06 | Qualcomm Incorporated | Integrated tester chip using die packaging technologies |
Also Published As
Publication number | Publication date |
---|---|
US6456101B2 (en) | 2002-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7259582B2 (en) | Bonding pads for testing of a semiconductor device | |
US6456101B2 (en) | Chip-on-chip testing using BIST | |
US7245141B2 (en) | Shared bond pad for testing a memory within a packaged semiconductor device | |
US7309999B2 (en) | Electronic device having an interface supported testing mode | |
EP1291882A2 (en) | Memory chip and logic chip in same package | |
US7519881B2 (en) | Device and method for testing integrated circuit dice in an integrated circuit module | |
US6871307B2 (en) | Efficient test structure for non-volatile memory and other semiconductor integrated circuits | |
US6370665B1 (en) | Semiconductor integrated circuit and recording medium | |
JP2950475B2 (en) | Built-in self-test with memory | |
US8063650B2 (en) | Testing fuse configurations in semiconductor devices | |
US6163867A (en) | Input-output pad testing using bi-directional pads | |
US7982217B2 (en) | Semiconductor device and its test method | |
US7133798B1 (en) | Monitoring signals between two integrated circuit devices within a single package | |
KR20080043616A (en) | Multichip and test method thereof | |
KR100934911B1 (en) | Semiconductor memory, semiconductor chip package, testing method for semiconductor chip package | |
US7006940B1 (en) | Set up for a first integrated circuit chip to allow for testing of a co-packaged second integrated circuit chip | |
CA2432889A1 (en) | Input/output continuity test mode circuit | |
US8176370B2 (en) | Method and system for direct access memory testing of an integrated circuit | |
Maly et al. | Multi-Chip Module Smart Substrate System | |
JPS6039186B2 (en) | semiconductor element | |
JPH0666893A (en) | Semiconductor integrated circuit device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LUCENT TECHNOLOGIES, INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DUMBRI, AUSTIN C.;REEL/FRAME:009882/0186 Effective date: 19990402 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGERE SYSTEMS LLC;REEL/FRAME:035365/0634 Effective date: 20140804 |
|
AS | Assignment |
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
AS | Assignment |
Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;BROADCOM CORPORATION;REEL/FRAME:044887/0109 Effective date: 20171208 |
|
AS | Assignment |
Owner name: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERA Free format text: SECURITY INTEREST;ASSIGNORS:HILCO PATENT ACQUISITION 56, LLC;BELL SEMICONDUCTOR, LLC;BELL NORTHERN RESEARCH, LLC;REEL/FRAME:045216/0020 Effective date: 20180124 |
|
AS | Assignment |
Owner name: BELL NORTHERN RESEARCH, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059720/0223 Effective date: 20220401 Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059720/0223 Effective date: 20220401 Owner name: HILCO PATENT ACQUISITION 56, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059720/0223 Effective date: 20220401 |